OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [Common/] [drivers/] [Atmel/] [at91lib/] [peripherals/] [twi/] [twi.h] - Blame information for rev 637

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 608 jeremybenn
/* ----------------------------------------------------------------------------
2
 *         ATMEL Microcontroller Software Support
3
 * ----------------------------------------------------------------------------
4
 * Copyright (c) 2008, Atmel Corporation
5
 *
6
 * All rights reserved.
7
 *
8
 * Redistribution and use in source and binary forms, with or without
9
 * modification, are permitted provided that the following conditions are met:
10
 *
11
 * - Redistributions of source code must retain the above copyright notice,
12
 * this list of conditions and the disclaimer below.
13
 *
14
 * Atmel's name may not be used to endorse or promote products derived from
15
 * this software without specific prior written permission.
16
 *
17
 * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR
18
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
19
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
20
 * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,
21
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,
23
 * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
24
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
25
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
26
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
 * ----------------------------------------------------------------------------
28
 */
29
 
30
#ifndef TWI_H
31
#define TWI_H
32
 
33
//------------------------------------------------------------------------------
34
//         Headers
35
//------------------------------------------------------------------------------
36
 
37
#include <board.h>
38
 
39
//------------------------------------------------------------------------------
40
//         Global definitions
41
//------------------------------------------------------------------------------
42
 
43
// Missing AT91C_TWI_TXRDY definition.
44
#ifndef AT91C_TWI_TXRDY
45
    #define AT91C_TWI_TXRDY   AT91C_TWI_TXRDY_MASTER
46
#endif
47
 
48
// Missing AT91C_TWI_TXCOMP definition.
49
#ifndef AT91C_TWI_TXCOMP
50
    #define AT91C_TWI_TXCOMP  AT91C_TWI_TXCOMP_MASTER
51
#endif
52
 
53
//------------------------------------------------------------------------------
54
//         Global macros
55
//------------------------------------------------------------------------------
56
 
57
/// Returns 1 if the TXRDY bit (ready to transmit data) is set in the given
58
/// status register value.
59
#define TWI_STATUS_TXRDY(status) ((status & AT91C_TWI_TXRDY) == AT91C_TWI_TXRDY)
60
 
61
/// Returns 1 if the RXRDY bit (ready to receive data) is set in the given
62
/// status register value.
63
#define TWI_STATUS_RXRDY(status) ((status & AT91C_TWI_RXRDY) == AT91C_TWI_RXRDY)
64
 
65
/// Returns 1 if the TXCOMP bit (transfer complete) is set in the given
66
/// status register value.
67
#define TWI_STATUS_TXCOMP(status) ((status & AT91C_TWI_TXCOMP) == AT91C_TWI_TXCOMP)
68
 
69
//------------------------------------------------------------------------------
70
//         Global functions
71
//------------------------------------------------------------------------------
72
 
73
extern void TWI_Configure(AT91S_TWI *pTwi, unsigned int twck, unsigned int mck);
74
 
75
extern void TWI_Stop(AT91S_TWI *pTwi);
76
 
77
extern void TWI_StartRead(
78
    AT91S_TWI *pTwi,
79
    unsigned char address,
80
    unsigned int iaddress,
81
    unsigned char isize);
82
 
83
extern unsigned char TWI_ReadByte(AT91S_TWI *pTwi);
84
 
85
extern void TWI_WriteByte(AT91S_TWI *pTwi, unsigned char byte);
86
 
87
extern void TWI_StartWrite(
88
    AT91S_TWI *pTwi,
89
    unsigned char address,
90
    unsigned int iaddress,
91
    unsigned char isize,
92
    unsigned char byte);
93
 
94
extern unsigned char TWI_ByteReceived(AT91S_TWI *pTwi);
95
 
96
extern unsigned char TWI_ByteSent(AT91S_TWI *pTwi);
97
 
98
extern unsigned char TWI_TransferComplete(AT91S_TWI *pTwi);
99
 
100
extern void TWI_EnableIt(AT91S_TWI *pTwi, unsigned int sources);
101
 
102
extern void TWI_DisableIt(AT91S_TWI *pTwi, unsigned int sources);
103
 
104
extern unsigned int TWI_GetStatus(AT91S_TWI *pTwi);
105
 
106
extern unsigned int TWI_GetMaskedStatus(AT91S_TWI *pTwi);
107
 
108
#endif //#ifndef TWI_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.