1 |
610 |
jeremybenn |
//*****************************************************************************
|
2 |
|
|
//
|
3 |
|
|
// hw_uart.h - Macros and defines used when accessing the UART hardware
|
4 |
|
|
//
|
5 |
|
|
// Copyright (c) 2005-2008 Luminary Micro, Inc. All rights reserved.
|
6 |
|
|
//
|
7 |
|
|
// Software License Agreement
|
8 |
|
|
//
|
9 |
|
|
// Luminary Micro, Inc. (LMI) is supplying this software for use solely and
|
10 |
|
|
// exclusively on LMI's microcontroller products.
|
11 |
|
|
//
|
12 |
|
|
// The software is owned by LMI and/or its suppliers, and is protected under
|
13 |
|
|
// applicable copyright laws. All rights are reserved. You may not combine
|
14 |
|
|
// this software with "viral" open-source software in order to form a larger
|
15 |
|
|
// program. Any use in violation of the foregoing restrictions may subject
|
16 |
|
|
// the user to criminal sanctions under applicable laws, as well as to civil
|
17 |
|
|
// liability for the breach of the terms and conditions of this license.
|
18 |
|
|
//
|
19 |
|
|
// THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
|
20 |
|
|
// OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
|
21 |
|
|
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
|
22 |
|
|
// LMI SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
|
23 |
|
|
// CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
|
24 |
|
|
//
|
25 |
|
|
// This is part of revision 2523 of the Stellaris Peripheral Driver Library.
|
26 |
|
|
//
|
27 |
|
|
//*****************************************************************************
|
28 |
|
|
|
29 |
|
|
#ifndef __HW_UART_H__
|
30 |
|
|
#define __HW_UART_H__
|
31 |
|
|
|
32 |
|
|
//*****************************************************************************
|
33 |
|
|
//
|
34 |
|
|
// The following are defines for the UART Register offsets.
|
35 |
|
|
//
|
36 |
|
|
//*****************************************************************************
|
37 |
|
|
#define UART_O_DR 0x00000000 // Data Register
|
38 |
|
|
#define UART_O_RSR 0x00000004 // Receive Status Register (read)
|
39 |
|
|
#define UART_O_ECR 0x00000004 // Error Clear Register (write)
|
40 |
|
|
#define UART_O_FR 0x00000018 // Flag Register (read only)
|
41 |
|
|
#define UART_O_ILPR 0x00000020 // UART IrDA Low-Power Register
|
42 |
|
|
#define UART_O_IBRD 0x00000024 // Integer Baud Rate Divisor Reg
|
43 |
|
|
#define UART_O_FBRD 0x00000028 // Fractional Baud Rate Divisor Reg
|
44 |
|
|
#define UART_O_LCRH 0x0000002C // UART Line Control
|
45 |
|
|
#define UART_O_CTL 0x00000030 // Control Register
|
46 |
|
|
#define UART_O_IFLS 0x00000034 // Interrupt FIFO Level Select Reg
|
47 |
|
|
#define UART_O_IM 0x00000038 // Interrupt Mask Set/Clear Reg
|
48 |
|
|
#define UART_O_RIS 0x0000003C // Raw Interrupt Status Register
|
49 |
|
|
#define UART_O_MIS 0x00000040 // Masked Interrupt Status Register
|
50 |
|
|
#define UART_O_ICR 0x00000044 // Interrupt Clear Register
|
51 |
|
|
#define UART_O_DMACTL 0x00000048 // UART DMA Control
|
52 |
|
|
|
53 |
|
|
//*****************************************************************************
|
54 |
|
|
//
|
55 |
|
|
// The following are defines for the Data Register bits
|
56 |
|
|
//
|
57 |
|
|
//*****************************************************************************
|
58 |
|
|
#define UART_DR_OE 0x00000800 // Overrun Error
|
59 |
|
|
#define UART_DR_BE 0x00000400 // Break Error
|
60 |
|
|
#define UART_DR_PE 0x00000200 // Parity Error
|
61 |
|
|
#define UART_DR_FE 0x00000100 // Framing Error
|
62 |
|
|
#define UART_DR_DATA_M 0x000000FF // Data Transmitted or Received.
|
63 |
|
|
#define UART_DR_DATA_S 0
|
64 |
|
|
|
65 |
|
|
//*****************************************************************************
|
66 |
|
|
//
|
67 |
|
|
// The following are defines for the Receive Status Register bits
|
68 |
|
|
//
|
69 |
|
|
//*****************************************************************************
|
70 |
|
|
#define UART_RSR_OE 0x00000008 // Overrun Error
|
71 |
|
|
#define UART_RSR_BE 0x00000004 // Break Error
|
72 |
|
|
#define UART_RSR_PE 0x00000002 // Parity Error
|
73 |
|
|
#define UART_RSR_FE 0x00000001 // Framing Error
|
74 |
|
|
|
75 |
|
|
//*****************************************************************************
|
76 |
|
|
//
|
77 |
|
|
// The following are defines for the Flag Register bits
|
78 |
|
|
//
|
79 |
|
|
//*****************************************************************************
|
80 |
|
|
#define UART_FR_TXFE 0x00000080 // TX FIFO Empty
|
81 |
|
|
#define UART_FR_RXFF 0x00000040 // RX FIFO Full
|
82 |
|
|
#define UART_FR_TXFF 0x00000020 // TX FIFO Full
|
83 |
|
|
#define UART_FR_RXFE 0x00000010 // RX FIFO Empty
|
84 |
|
|
#define UART_FR_BUSY 0x00000008 // UART Busy
|
85 |
|
|
|
86 |
|
|
//*****************************************************************************
|
87 |
|
|
//
|
88 |
|
|
// The following are defines for the Integer baud-rate divisor
|
89 |
|
|
//
|
90 |
|
|
//*****************************************************************************
|
91 |
|
|
#define UART_IBRD_DIVINT_M 0x0000FFFF // Integer Baud-Rate Divisor.
|
92 |
|
|
#define UART_IBRD_DIVINT_S 0
|
93 |
|
|
|
94 |
|
|
//*****************************************************************************
|
95 |
|
|
//
|
96 |
|
|
// The following are defines for the Fractional baud-rate divisor
|
97 |
|
|
//
|
98 |
|
|
//*****************************************************************************
|
99 |
|
|
#define UART_FBRD_DIVFRAC_M 0x0000003F // Fractional Baud-Rate Divisor.
|
100 |
|
|
#define UART_FBRD_DIVFRAC_S 0
|
101 |
|
|
|
102 |
|
|
//*****************************************************************************
|
103 |
|
|
//
|
104 |
|
|
// The following are defines for the Control Register bits
|
105 |
|
|
//
|
106 |
|
|
//*****************************************************************************
|
107 |
|
|
#define UART_CTL_RXE 0x00000200 // Receive Enable
|
108 |
|
|
#define UART_CTL_TXE 0x00000100 // Transmit Enable
|
109 |
|
|
#define UART_CTL_LBE 0x00000080 // Loopback Enable
|
110 |
|
|
#define UART_CTL_SIRLP 0x00000004 // SIR (IrDA) Low Power Enable
|
111 |
|
|
#define UART_CTL_SIREN 0x00000002 // SIR (IrDA) Enable
|
112 |
|
|
#define UART_CTL_UARTEN 0x00000001 // UART Enable
|
113 |
|
|
|
114 |
|
|
//*****************************************************************************
|
115 |
|
|
//
|
116 |
|
|
// The following are defines for the Interrupt FIFO Level Select Register bits
|
117 |
|
|
//
|
118 |
|
|
//*****************************************************************************
|
119 |
|
|
#define UART_IFLS_RX_M 0x00000038 // RX FIFO Level Interrupt Mask
|
120 |
|
|
#define UART_IFLS_RX1_8 0x00000000 // 1/8 Full
|
121 |
|
|
#define UART_IFLS_RX2_8 0x00000008 // 1/4 Full
|
122 |
|
|
#define UART_IFLS_RX4_8 0x00000010 // 1/2 Full
|
123 |
|
|
#define UART_IFLS_RX6_8 0x00000018 // 3/4 Full
|
124 |
|
|
#define UART_IFLS_RX7_8 0x00000020 // 7/8 Full
|
125 |
|
|
#define UART_IFLS_TX_M 0x00000007 // TX FIFO Level Interrupt Mask
|
126 |
|
|
#define UART_IFLS_TX1_8 0x00000000 // 1/8 Full
|
127 |
|
|
#define UART_IFLS_TX2_8 0x00000001 // 1/4 Full
|
128 |
|
|
#define UART_IFLS_TX4_8 0x00000002 // 1/2 Full
|
129 |
|
|
#define UART_IFLS_TX6_8 0x00000003 // 3/4 Full
|
130 |
|
|
#define UART_IFLS_TX7_8 0x00000004 // 7/8 Full
|
131 |
|
|
|
132 |
|
|
//*****************************************************************************
|
133 |
|
|
//
|
134 |
|
|
// The following are defines for the Interrupt Mask Set/Clear Register bits
|
135 |
|
|
//
|
136 |
|
|
//*****************************************************************************
|
137 |
|
|
#define UART_IM_OEIM 0x00000400 // Overrun Error Interrupt Mask
|
138 |
|
|
#define UART_IM_BEIM 0x00000200 // Break Error Interrupt Mask
|
139 |
|
|
#define UART_IM_PEIM 0x00000100 // Parity Error Interrupt Mask
|
140 |
|
|
#define UART_IM_FEIM 0x00000080 // Framing Error Interrupt Mask
|
141 |
|
|
#define UART_IM_RTIM 0x00000040 // Receive Timeout Interrupt Mask
|
142 |
|
|
#define UART_IM_TXIM 0x00000020 // Transmit Interrupt Mask
|
143 |
|
|
#define UART_IM_RXIM 0x00000010 // Receive Interrupt Mask
|
144 |
|
|
|
145 |
|
|
//*****************************************************************************
|
146 |
|
|
//
|
147 |
|
|
// The following are defines for the Raw Interrupt Status Register
|
148 |
|
|
//
|
149 |
|
|
//*****************************************************************************
|
150 |
|
|
#define UART_RIS_OERIS 0x00000400 // Overrun Error Interrupt Status
|
151 |
|
|
#define UART_RIS_BERIS 0x00000200 // Break Error Interrupt Status
|
152 |
|
|
#define UART_RIS_PERIS 0x00000100 // Parity Error Interrupt Status
|
153 |
|
|
#define UART_RIS_FERIS 0x00000080 // Framing Error Interrupt Status
|
154 |
|
|
#define UART_RIS_RTRIS 0x00000040 // Receive Timeout Interrupt Status
|
155 |
|
|
#define UART_RIS_TXRIS 0x00000020 // Transmit Interrupt Status
|
156 |
|
|
#define UART_RIS_RXRIS 0x00000010 // Receive Interrupt Status
|
157 |
|
|
|
158 |
|
|
//*****************************************************************************
|
159 |
|
|
//
|
160 |
|
|
// The following are defines for the Masked Interrupt Status Register
|
161 |
|
|
//
|
162 |
|
|
//*****************************************************************************
|
163 |
|
|
#define UART_MIS_OEMIS 0x00000400 // Overrun Error Interrupt Status
|
164 |
|
|
#define UART_MIS_BEMIS 0x00000200 // Break Error Interrupt Status
|
165 |
|
|
#define UART_MIS_PEMIS 0x00000100 // Parity Error Interrupt Status
|
166 |
|
|
#define UART_MIS_FEMIS 0x00000080 // Framing Error Interrupt Status
|
167 |
|
|
#define UART_MIS_RTMIS 0x00000040 // Receive Timeout Interrupt Status
|
168 |
|
|
#define UART_MIS_TXMIS 0x00000020 // Transmit Interrupt Status
|
169 |
|
|
#define UART_MIS_RXMIS 0x00000010 // Receive Interrupt Status
|
170 |
|
|
|
171 |
|
|
//*****************************************************************************
|
172 |
|
|
//
|
173 |
|
|
// The following are defines for the Interrupt Clear Register bits
|
174 |
|
|
//
|
175 |
|
|
//*****************************************************************************
|
176 |
|
|
#define UART_ICR_OEIC 0x00000400 // Overrun Error Interrupt Clear
|
177 |
|
|
#define UART_ICR_BEIC 0x00000200 // Break Error Interrupt Clear
|
178 |
|
|
#define UART_ICR_PEIC 0x00000100 // Parity Error Interrupt Clear
|
179 |
|
|
#define UART_ICR_FEIC 0x00000080 // Framing Error Interrupt Clear
|
180 |
|
|
#define UART_ICR_RTIC 0x00000040 // Receive Timeout Interrupt Clear
|
181 |
|
|
#define UART_ICR_TXIC 0x00000020 // Transmit Interrupt Clear
|
182 |
|
|
#define UART_ICR_RXIC 0x00000010 // Receive Interrupt Clear
|
183 |
|
|
|
184 |
|
|
//*****************************************************************************
|
185 |
|
|
//
|
186 |
|
|
// The following are defines for the bit fields in the UART_O_ECR register.
|
187 |
|
|
//
|
188 |
|
|
//*****************************************************************************
|
189 |
|
|
#define UART_ECR_DATA_M 0x000000FF // Error Clear.
|
190 |
|
|
#define UART_ECR_DATA_S 0
|
191 |
|
|
|
192 |
|
|
//*****************************************************************************
|
193 |
|
|
//
|
194 |
|
|
// The following are defines for the bit fields in the UART_O_LCRH register.
|
195 |
|
|
//
|
196 |
|
|
//*****************************************************************************
|
197 |
|
|
#define UART_LCRH_SPS 0x00000080 // UART Stick Parity Select.
|
198 |
|
|
#define UART_LCRH_WLEN_M 0x00000060 // UART Word Length.
|
199 |
|
|
#define UART_LCRH_WLEN_5 0x00000000 // 5 bits (default)
|
200 |
|
|
#define UART_LCRH_WLEN_6 0x00000020 // 6 bits
|
201 |
|
|
#define UART_LCRH_WLEN_7 0x00000040 // 7 bits
|
202 |
|
|
#define UART_LCRH_WLEN_8 0x00000060 // 8 bits
|
203 |
|
|
#define UART_LCRH_FEN 0x00000010 // UART Enable FIFOs.
|
204 |
|
|
#define UART_LCRH_STP2 0x00000008 // UART Two Stop Bits Select.
|
205 |
|
|
#define UART_LCRH_EPS 0x00000004 // UART Even Parity Select.
|
206 |
|
|
#define UART_LCRH_PEN 0x00000002 // UART Parity Enable.
|
207 |
|
|
#define UART_LCRH_BRK 0x00000001 // UART Send Break.
|
208 |
|
|
|
209 |
|
|
//*****************************************************************************
|
210 |
|
|
//
|
211 |
|
|
// The following are defines for the bit fields in the UART_O_ILPR register.
|
212 |
|
|
//
|
213 |
|
|
//*****************************************************************************
|
214 |
|
|
#define UART_ILPR_ILPDVSR_M 0x000000FF // IrDA Low-Power Divisor.
|
215 |
|
|
#define UART_ILPR_ILPDVSR_S 0
|
216 |
|
|
|
217 |
|
|
//*****************************************************************************
|
218 |
|
|
//
|
219 |
|
|
// The following are defines for the bit fields in the UART_O_DMACTL register.
|
220 |
|
|
//
|
221 |
|
|
//*****************************************************************************
|
222 |
|
|
#define UART_DMACTL_DMAERR 0x00000004 // DMA on Error.
|
223 |
|
|
#define UART_DMACTL_TXDMAE 0x00000002 // Transmit DMA Enable.
|
224 |
|
|
#define UART_DMACTL_RXDMAE 0x00000001 // Receive DMA Enable.
|
225 |
|
|
|
226 |
|
|
//*****************************************************************************
|
227 |
|
|
//
|
228 |
|
|
// The following definitions are deprecated.
|
229 |
|
|
//
|
230 |
|
|
//*****************************************************************************
|
231 |
|
|
#ifndef DEPRECATED
|
232 |
|
|
|
233 |
|
|
//*****************************************************************************
|
234 |
|
|
//
|
235 |
|
|
// The following are deprecated defines for the UART Register offsets.
|
236 |
|
|
//
|
237 |
|
|
//*****************************************************************************
|
238 |
|
|
#define UART_O_LCR_H 0x0000002C // Line Control Register, HIGH byte
|
239 |
|
|
#define UART_O_PeriphID4 0x00000FD0
|
240 |
|
|
#define UART_O_PeriphID5 0x00000FD4
|
241 |
|
|
#define UART_O_PeriphID6 0x00000FD8
|
242 |
|
|
#define UART_O_PeriphID7 0x00000FDC
|
243 |
|
|
#define UART_O_PeriphID0 0x00000FE0
|
244 |
|
|
#define UART_O_PeriphID1 0x00000FE4
|
245 |
|
|
#define UART_O_PeriphID2 0x00000FE8
|
246 |
|
|
#define UART_O_PeriphID3 0x00000FEC
|
247 |
|
|
#define UART_O_PCellID0 0x00000FF0
|
248 |
|
|
#define UART_O_PCellID1 0x00000FF4
|
249 |
|
|
#define UART_O_PCellID2 0x00000FF8
|
250 |
|
|
#define UART_O_PCellID3 0x00000FFC
|
251 |
|
|
|
252 |
|
|
//*****************************************************************************
|
253 |
|
|
//
|
254 |
|
|
// The following are deprecated defines for the Data Register bits
|
255 |
|
|
//
|
256 |
|
|
//*****************************************************************************
|
257 |
|
|
#define UART_DR_DATA_MASK 0x000000FF // UART data
|
258 |
|
|
|
259 |
|
|
//*****************************************************************************
|
260 |
|
|
//
|
261 |
|
|
// The following are deprecated defines for the Integer baud-rate divisor
|
262 |
|
|
//
|
263 |
|
|
//*****************************************************************************
|
264 |
|
|
#define UART_IBRD_DIVINT_MASK 0x0000FFFF // Integer baud-rate divisor
|
265 |
|
|
|
266 |
|
|
//*****************************************************************************
|
267 |
|
|
//
|
268 |
|
|
// The following are deprecated defines for the Fractional baud-rate divisor
|
269 |
|
|
//
|
270 |
|
|
//*****************************************************************************
|
271 |
|
|
#define UART_FBRD_DIVFRAC_MASK 0x0000003F // Fractional baud-rate divisor
|
272 |
|
|
|
273 |
|
|
//*****************************************************************************
|
274 |
|
|
//
|
275 |
|
|
// The following are deprecated defines for the Line Control Register High bits
|
276 |
|
|
//
|
277 |
|
|
//*****************************************************************************
|
278 |
|
|
#define UART_LCR_H_SPS 0x00000080 // Stick Parity Select
|
279 |
|
|
#define UART_LCR_H_WLEN 0x00000060 // Word length
|
280 |
|
|
#define UART_LCR_H_WLEN_5 0x00000000 // 5 bit data
|
281 |
|
|
#define UART_LCR_H_WLEN_6 0x00000020 // 6 bit data
|
282 |
|
|
#define UART_LCR_H_WLEN_7 0x00000040 // 7 bit data
|
283 |
|
|
#define UART_LCR_H_WLEN_8 0x00000060 // 8 bit data
|
284 |
|
|
#define UART_LCR_H_FEN 0x00000010 // Enable FIFO
|
285 |
|
|
#define UART_LCR_H_STP2 0x00000008 // Two Stop Bits Select
|
286 |
|
|
#define UART_LCR_H_EPS 0x00000004 // Even Parity Select
|
287 |
|
|
#define UART_LCR_H_PEN 0x00000002 // Parity Enable
|
288 |
|
|
#define UART_LCR_H_BRK 0x00000001 // Send Break
|
289 |
|
|
|
290 |
|
|
//*****************************************************************************
|
291 |
|
|
//
|
292 |
|
|
// The following are deprecated defines for the Interrupt FIFO Level Select
|
293 |
|
|
// Register bits
|
294 |
|
|
//
|
295 |
|
|
//*****************************************************************************
|
296 |
|
|
#define UART_IFLS_RX_MASK 0x00000038 // RX FIFO level mask
|
297 |
|
|
#define UART_IFLS_TX_MASK 0x00000007 // TX FIFO level mask
|
298 |
|
|
|
299 |
|
|
//*****************************************************************************
|
300 |
|
|
//
|
301 |
|
|
// The following are deprecated defines for the Interrupt Clear Register bits
|
302 |
|
|
//
|
303 |
|
|
//*****************************************************************************
|
304 |
|
|
#define UART_RSR_ANY (UART_RSR_OE | UART_RSR_BE | UART_RSR_PE | \
|
305 |
|
|
UART_RSR_FE)
|
306 |
|
|
|
307 |
|
|
//*****************************************************************************
|
308 |
|
|
//
|
309 |
|
|
// The following are deprecated defines for the Reset Values for UART
|
310 |
|
|
// Registers.
|
311 |
|
|
//
|
312 |
|
|
//*****************************************************************************
|
313 |
|
|
#define UART_RV_CTL 0x00000300
|
314 |
|
|
#define UART_RV_PCellID1 0x000000F0
|
315 |
|
|
#define UART_RV_PCellID3 0x000000B1
|
316 |
|
|
#define UART_RV_FR 0x00000090
|
317 |
|
|
#define UART_RV_PeriphID2 0x00000018
|
318 |
|
|
#define UART_RV_IFLS 0x00000012
|
319 |
|
|
#define UART_RV_PeriphID0 0x00000011
|
320 |
|
|
#define UART_RV_PCellID0 0x0000000D
|
321 |
|
|
#define UART_RV_PCellID2 0x00000005
|
322 |
|
|
#define UART_RV_PeriphID3 0x00000001
|
323 |
|
|
#define UART_RV_PeriphID4 0x00000000
|
324 |
|
|
#define UART_RV_LCR_H 0x00000000
|
325 |
|
|
#define UART_RV_PeriphID6 0x00000000
|
326 |
|
|
#define UART_RV_DR 0x00000000
|
327 |
|
|
#define UART_RV_RSR 0x00000000
|
328 |
|
|
#define UART_RV_ECR 0x00000000
|
329 |
|
|
#define UART_RV_PeriphID5 0x00000000
|
330 |
|
|
#define UART_RV_RIS 0x00000000
|
331 |
|
|
#define UART_RV_FBRD 0x00000000
|
332 |
|
|
#define UART_RV_IM 0x00000000
|
333 |
|
|
#define UART_RV_MIS 0x00000000
|
334 |
|
|
#define UART_RV_ICR 0x00000000
|
335 |
|
|
#define UART_RV_PeriphID1 0x00000000
|
336 |
|
|
#define UART_RV_PeriphID7 0x00000000
|
337 |
|
|
#define UART_RV_IBRD 0x00000000
|
338 |
|
|
|
339 |
|
|
#endif
|
340 |
|
|
|
341 |
|
|
#endif // __HW_UART_H__
|