| 1 |
608 |
jeremybenn |
/**
|
| 2 |
|
|
******************************************************************************
|
| 3 |
|
|
* @file stm32f10x_sdio.h
|
| 4 |
|
|
* @author MCD Application Team
|
| 5 |
|
|
* @version V3.0.0
|
| 6 |
|
|
* @date 04/06/2009
|
| 7 |
|
|
* @brief This file contains all the functions prototypes for the SDIO
|
| 8 |
|
|
* firmware library.
|
| 9 |
|
|
******************************************************************************
|
| 10 |
|
|
* @copy
|
| 11 |
|
|
*
|
| 12 |
|
|
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
|
| 13 |
|
|
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
|
| 14 |
|
|
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
|
| 15 |
|
|
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
|
| 16 |
|
|
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
|
| 17 |
|
|
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
|
| 18 |
|
|
*
|
| 19 |
|
|
* <h2><center>© COPYRIGHT 2009 STMicroelectronics</center></h2>
|
| 20 |
|
|
*/
|
| 21 |
|
|
|
| 22 |
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
| 23 |
|
|
#ifndef __STM32F10x_SDIO_H
|
| 24 |
|
|
#define __STM32F10x_SDIO_H
|
| 25 |
|
|
|
| 26 |
|
|
/* Includes ------------------------------------------------------------------*/
|
| 27 |
|
|
#include "stm32f10x.h"
|
| 28 |
|
|
|
| 29 |
|
|
/** @addtogroup StdPeriph_Driver
|
| 30 |
|
|
* @{
|
| 31 |
|
|
*/
|
| 32 |
|
|
|
| 33 |
|
|
/** @addtogroup SDIO
|
| 34 |
|
|
* @{
|
| 35 |
|
|
*/
|
| 36 |
|
|
|
| 37 |
|
|
/** @defgroup SDIO_Exported_Types
|
| 38 |
|
|
* @{
|
| 39 |
|
|
*/
|
| 40 |
|
|
|
| 41 |
|
|
typedef struct
|
| 42 |
|
|
{
|
| 43 |
|
|
uint8_t SDIO_ClockDiv;
|
| 44 |
|
|
uint32_t SDIO_ClockEdge;
|
| 45 |
|
|
uint32_t SDIO_ClockBypass;
|
| 46 |
|
|
uint32_t SDIO_ClockPowerSave;
|
| 47 |
|
|
uint32_t SDIO_BusWide;
|
| 48 |
|
|
uint32_t SDIO_HardwareFlowControl;
|
| 49 |
|
|
} SDIO_InitTypeDef;
|
| 50 |
|
|
|
| 51 |
|
|
typedef struct
|
| 52 |
|
|
{
|
| 53 |
|
|
uint32_t SDIO_Argument;
|
| 54 |
|
|
uint32_t SDIO_CmdIndex;
|
| 55 |
|
|
uint32_t SDIO_Response;
|
| 56 |
|
|
uint32_t SDIO_Wait;
|
| 57 |
|
|
uint32_t SDIO_CPSM;
|
| 58 |
|
|
} SDIO_CmdInitTypeDef;
|
| 59 |
|
|
|
| 60 |
|
|
typedef struct
|
| 61 |
|
|
{
|
| 62 |
|
|
uint32_t SDIO_DataTimeOut;
|
| 63 |
|
|
uint32_t SDIO_DataLength;
|
| 64 |
|
|
uint32_t SDIO_DataBlockSize;
|
| 65 |
|
|
uint32_t SDIO_TransferDir;
|
| 66 |
|
|
uint32_t SDIO_TransferMode;
|
| 67 |
|
|
uint32_t SDIO_DPSM;
|
| 68 |
|
|
} SDIO_DataInitTypeDef;
|
| 69 |
|
|
|
| 70 |
|
|
/**
|
| 71 |
|
|
* @}
|
| 72 |
|
|
*/
|
| 73 |
|
|
|
| 74 |
|
|
/** @defgroup SDIO_Exported_Constants
|
| 75 |
|
|
* @{
|
| 76 |
|
|
*/
|
| 77 |
|
|
|
| 78 |
|
|
/** @defgroup SDIO_Clock_Edge
|
| 79 |
|
|
* @{
|
| 80 |
|
|
*/
|
| 81 |
|
|
|
| 82 |
|
|
#define SDIO_ClockEdge_Rising ((uint32_t)0x00000000)
|
| 83 |
|
|
#define SDIO_ClockEdge_Falling ((uint32_t)0x00002000)
|
| 84 |
|
|
#define IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_ClockEdge_Rising) || \
|
| 85 |
|
|
((EDGE) == SDIO_ClockEdge_Falling))
|
| 86 |
|
|
/**
|
| 87 |
|
|
* @}
|
| 88 |
|
|
*/
|
| 89 |
|
|
|
| 90 |
|
|
/** @defgroup SDIO_Clock_Bypass
|
| 91 |
|
|
* @{
|
| 92 |
|
|
*/
|
| 93 |
|
|
|
| 94 |
|
|
#define SDIO_ClockBypass_Disable ((uint32_t)0x00000000)
|
| 95 |
|
|
#define SDIO_ClockBypass_Enable ((uint32_t)0x00000400)
|
| 96 |
|
|
#define IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_ClockBypass_Disable) || \
|
| 97 |
|
|
((BYPASS) == SDIO_ClockBypass_Enable))
|
| 98 |
|
|
/**
|
| 99 |
|
|
* @}
|
| 100 |
|
|
*/
|
| 101 |
|
|
|
| 102 |
|
|
/** @defgroup SDIO_Clock_Power_Save_
|
| 103 |
|
|
* @{
|
| 104 |
|
|
*/
|
| 105 |
|
|
|
| 106 |
|
|
#define SDIO_ClockPowerSave_Disable ((uint32_t)0x00000000)
|
| 107 |
|
|
#define SDIO_ClockPowerSave_Enable ((uint32_t)0x00000200)
|
| 108 |
|
|
#define IS_SDIO_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDIO_ClockPowerSave_Disable) || \
|
| 109 |
|
|
((SAVE) == SDIO_ClockPowerSave_Enable))
|
| 110 |
|
|
/**
|
| 111 |
|
|
* @}
|
| 112 |
|
|
*/
|
| 113 |
|
|
|
| 114 |
|
|
/** @defgroup SDIO_Bus_Wide
|
| 115 |
|
|
* @{
|
| 116 |
|
|
*/
|
| 117 |
|
|
|
| 118 |
|
|
#define SDIO_BusWide_1b ((uint32_t)0x00000000)
|
| 119 |
|
|
#define SDIO_BusWide_4b ((uint32_t)0x00000800)
|
| 120 |
|
|
#define SDIO_BusWide_8b ((uint32_t)0x00001000)
|
| 121 |
|
|
#define IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BusWide_1b) || ((WIDE) == SDIO_BusWide_4b) || \
|
| 122 |
|
|
((WIDE) == SDIO_BusWide_8b))
|
| 123 |
|
|
|
| 124 |
|
|
/**
|
| 125 |
|
|
* @}
|
| 126 |
|
|
*/
|
| 127 |
|
|
|
| 128 |
|
|
/** @defgroup SDIO_Hardware_Flow_Control_
|
| 129 |
|
|
* @{
|
| 130 |
|
|
*/
|
| 131 |
|
|
|
| 132 |
|
|
#define SDIO_HardwareFlowControl_Disable ((uint32_t)0x00000000)
|
| 133 |
|
|
#define SDIO_HardwareFlowControl_Enable ((uint32_t)0x00004000)
|
| 134 |
|
|
#define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) || \
|
| 135 |
|
|
((CONTROL) == SDIO_HardwareFlowControl_Enable))
|
| 136 |
|
|
/**
|
| 137 |
|
|
* @}
|
| 138 |
|
|
*/
|
| 139 |
|
|
|
| 140 |
|
|
/** @defgroup SDIO_Power_State
|
| 141 |
|
|
* @{
|
| 142 |
|
|
*/
|
| 143 |
|
|
|
| 144 |
|
|
#define SDIO_PowerState_OFF ((uint32_t)0x00000000)
|
| 145 |
|
|
#define SDIO_PowerState_ON ((uint32_t)0x00000003)
|
| 146 |
|
|
#define IS_SDIO_POWER_STATE(STATE) (((STATE) == SDIO_PowerState_OFF) || ((STATE) == SDIO_PowerState_ON))
|
| 147 |
|
|
/**
|
| 148 |
|
|
* @}
|
| 149 |
|
|
*/
|
| 150 |
|
|
|
| 151 |
|
|
|
| 152 |
|
|
/** @defgroup SDIO_Interrupt_soucres
|
| 153 |
|
|
* @{
|
| 154 |
|
|
*/
|
| 155 |
|
|
|
| 156 |
|
|
#define SDIO_IT_CCRCFAIL ((uint32_t)0x00000001)
|
| 157 |
|
|
#define SDIO_IT_DCRCFAIL ((uint32_t)0x00000002)
|
| 158 |
|
|
#define SDIO_IT_CTIMEOUT ((uint32_t)0x00000004)
|
| 159 |
|
|
#define SDIO_IT_DTIMEOUT ((uint32_t)0x00000008)
|
| 160 |
|
|
#define SDIO_IT_TXUNDERR ((uint32_t)0x00000010)
|
| 161 |
|
|
#define SDIO_IT_RXOVERR ((uint32_t)0x00000020)
|
| 162 |
|
|
#define SDIO_IT_CMDREND ((uint32_t)0x00000040)
|
| 163 |
|
|
#define SDIO_IT_CMDSENT ((uint32_t)0x00000080)
|
| 164 |
|
|
#define SDIO_IT_DATAEND ((uint32_t)0x00000100)
|
| 165 |
|
|
#define SDIO_IT_STBITERR ((uint32_t)0x00000200)
|
| 166 |
|
|
#define SDIO_IT_DBCKEND ((uint32_t)0x00000400)
|
| 167 |
|
|
#define SDIO_IT_CMDACT ((uint32_t)0x00000800)
|
| 168 |
|
|
#define SDIO_IT_TXACT ((uint32_t)0x00001000)
|
| 169 |
|
|
#define SDIO_IT_RXACT ((uint32_t)0x00002000)
|
| 170 |
|
|
#define SDIO_IT_TXFIFOHE ((uint32_t)0x00004000)
|
| 171 |
|
|
#define SDIO_IT_RXFIFOHF ((uint32_t)0x00008000)
|
| 172 |
|
|
#define SDIO_IT_TXFIFOF ((uint32_t)0x00010000)
|
| 173 |
|
|
#define SDIO_IT_RXFIFOF ((uint32_t)0x00020000)
|
| 174 |
|
|
#define SDIO_IT_TXFIFOE ((uint32_t)0x00040000)
|
| 175 |
|
|
#define SDIO_IT_RXFIFOE ((uint32_t)0x00080000)
|
| 176 |
|
|
#define SDIO_IT_TXDAVL ((uint32_t)0x00100000)
|
| 177 |
|
|
#define SDIO_IT_RXDAVL ((uint32_t)0x00200000)
|
| 178 |
|
|
#define SDIO_IT_SDIOIT ((uint32_t)0x00400000)
|
| 179 |
|
|
#define SDIO_IT_CEATAEND ((uint32_t)0x00800000)
|
| 180 |
|
|
#define IS_SDIO_IT(IT) ((((IT) & (uint32_t)0xFF000000) == 0x00) && ((IT) != (uint32_t)0x00))
|
| 181 |
|
|
/**
|
| 182 |
|
|
* @}
|
| 183 |
|
|
*/
|
| 184 |
|
|
|
| 185 |
|
|
/** @defgroup SDIO_Command_Index_
|
| 186 |
|
|
* @{
|
| 187 |
|
|
*/
|
| 188 |
|
|
|
| 189 |
|
|
#define IS_SDIO_CMD_INDEX(INDEX) ((INDEX) < 0x40)
|
| 190 |
|
|
/**
|
| 191 |
|
|
* @}
|
| 192 |
|
|
*/
|
| 193 |
|
|
|
| 194 |
|
|
/** @defgroup SDIO_Response_Type
|
| 195 |
|
|
* @{
|
| 196 |
|
|
*/
|
| 197 |
|
|
|
| 198 |
|
|
#define SDIO_Response_No ((uint32_t)0x00000000)
|
| 199 |
|
|
#define SDIO_Response_Short ((uint32_t)0x00000040)
|
| 200 |
|
|
#define SDIO_Response_Long ((uint32_t)0x000000C0)
|
| 201 |
|
|
#define IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_Response_No) || \
|
| 202 |
|
|
((RESPONSE) == SDIO_Response_Short) || \
|
| 203 |
|
|
((RESPONSE) == SDIO_Response_Long))
|
| 204 |
|
|
/**
|
| 205 |
|
|
* @}
|
| 206 |
|
|
*/
|
| 207 |
|
|
|
| 208 |
|
|
/** @defgroup SDIO_Wait_Interrupt_State
|
| 209 |
|
|
* @{
|
| 210 |
|
|
*/
|
| 211 |
|
|
|
| 212 |
|
|
#define SDIO_Wait_No ((uint32_t)0x00000000) /* SDIO No Wait, TimeOut is enabled */
|
| 213 |
|
|
#define SDIO_Wait_IT ((uint32_t)0x00000100) /* SDIO Wait Interrupt Request */
|
| 214 |
|
|
#define SDIO_Wait_Pend ((uint32_t)0x00000200) /* SDIO Wait End of transfer */
|
| 215 |
|
|
#define IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_Wait_No) || ((WAIT) == SDIO_Wait_IT) || \
|
| 216 |
|
|
((WAIT) == SDIO_Wait_Pend))
|
| 217 |
|
|
/**
|
| 218 |
|
|
* @}
|
| 219 |
|
|
*/
|
| 220 |
|
|
|
| 221 |
|
|
/** @defgroup SDIO_CPSM_State
|
| 222 |
|
|
* @{
|
| 223 |
|
|
*/
|
| 224 |
|
|
|
| 225 |
|
|
#define SDIO_CPSM_Disable ((uint32_t)0x00000000)
|
| 226 |
|
|
#define SDIO_CPSM_Enable ((uint32_t)0x00000400)
|
| 227 |
|
|
#define IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_Enable) || ((CPSM) == SDIO_CPSM_Disable))
|
| 228 |
|
|
/**
|
| 229 |
|
|
* @}
|
| 230 |
|
|
*/
|
| 231 |
|
|
|
| 232 |
|
|
/** @defgroup SDIO_Response_Registers
|
| 233 |
|
|
* @{
|
| 234 |
|
|
*/
|
| 235 |
|
|
|
| 236 |
|
|
#define SDIO_RESP1 ((uint32_t)0x00000000)
|
| 237 |
|
|
#define SDIO_RESP2 ((uint32_t)0x00000004)
|
| 238 |
|
|
#define SDIO_RESP3 ((uint32_t)0x00000008)
|
| 239 |
|
|
#define SDIO_RESP4 ((uint32_t)0x0000000C)
|
| 240 |
|
|
#define IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) || \
|
| 241 |
|
|
((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4))
|
| 242 |
|
|
/**
|
| 243 |
|
|
* @}
|
| 244 |
|
|
*/
|
| 245 |
|
|
|
| 246 |
|
|
/** @defgroup SDIO_Data_Length
|
| 247 |
|
|
* @{
|
| 248 |
|
|
*/
|
| 249 |
|
|
|
| 250 |
|
|
#define IS_SDIO_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFF)
|
| 251 |
|
|
/**
|
| 252 |
|
|
* @}
|
| 253 |
|
|
*/
|
| 254 |
|
|
|
| 255 |
|
|
/** @defgroup SDIO_Data_Block_Size
|
| 256 |
|
|
* @{
|
| 257 |
|
|
*/
|
| 258 |
|
|
|
| 259 |
|
|
#define SDIO_DataBlockSize_1b ((uint32_t)0x00000000)
|
| 260 |
|
|
#define SDIO_DataBlockSize_2b ((uint32_t)0x00000010)
|
| 261 |
|
|
#define SDIO_DataBlockSize_4b ((uint32_t)0x00000020)
|
| 262 |
|
|
#define SDIO_DataBlockSize_8b ((uint32_t)0x00000030)
|
| 263 |
|
|
#define SDIO_DataBlockSize_16b ((uint32_t)0x00000040)
|
| 264 |
|
|
#define SDIO_DataBlockSize_32b ((uint32_t)0x00000050)
|
| 265 |
|
|
#define SDIO_DataBlockSize_64b ((uint32_t)0x00000060)
|
| 266 |
|
|
#define SDIO_DataBlockSize_128b ((uint32_t)0x00000070)
|
| 267 |
|
|
#define SDIO_DataBlockSize_256b ((uint32_t)0x00000080)
|
| 268 |
|
|
#define SDIO_DataBlockSize_512b ((uint32_t)0x00000090)
|
| 269 |
|
|
#define SDIO_DataBlockSize_1024b ((uint32_t)0x000000A0)
|
| 270 |
|
|
#define SDIO_DataBlockSize_2048b ((uint32_t)0x000000B0)
|
| 271 |
|
|
#define SDIO_DataBlockSize_4096b ((uint32_t)0x000000C0)
|
| 272 |
|
|
#define SDIO_DataBlockSize_8192b ((uint32_t)0x000000D0)
|
| 273 |
|
|
#define SDIO_DataBlockSize_16384b ((uint32_t)0x000000E0)
|
| 274 |
|
|
#define IS_SDIO_BLOCK_SIZE(SIZE) (((SIZE) == SDIO_DataBlockSize_1b) || \
|
| 275 |
|
|
((SIZE) == SDIO_DataBlockSize_2b) || \
|
| 276 |
|
|
((SIZE) == SDIO_DataBlockSize_4b) || \
|
| 277 |
|
|
((SIZE) == SDIO_DataBlockSize_8b) || \
|
| 278 |
|
|
((SIZE) == SDIO_DataBlockSize_16b) || \
|
| 279 |
|
|
((SIZE) == SDIO_DataBlockSize_32b) || \
|
| 280 |
|
|
((SIZE) == SDIO_DataBlockSize_64b) || \
|
| 281 |
|
|
((SIZE) == SDIO_DataBlockSize_128b) || \
|
| 282 |
|
|
((SIZE) == SDIO_DataBlockSize_256b) || \
|
| 283 |
|
|
((SIZE) == SDIO_DataBlockSize_512b) || \
|
| 284 |
|
|
((SIZE) == SDIO_DataBlockSize_1024b) || \
|
| 285 |
|
|
((SIZE) == SDIO_DataBlockSize_2048b) || \
|
| 286 |
|
|
((SIZE) == SDIO_DataBlockSize_4096b) || \
|
| 287 |
|
|
((SIZE) == SDIO_DataBlockSize_8192b) || \
|
| 288 |
|
|
((SIZE) == SDIO_DataBlockSize_16384b))
|
| 289 |
|
|
/**
|
| 290 |
|
|
* @}
|
| 291 |
|
|
*/
|
| 292 |
|
|
|
| 293 |
|
|
/** @defgroup SDIO_Transfer_Direction
|
| 294 |
|
|
* @{
|
| 295 |
|
|
*/
|
| 296 |
|
|
|
| 297 |
|
|
#define SDIO_TransferDir_ToCard ((uint32_t)0x00000000)
|
| 298 |
|
|
#define SDIO_TransferDir_ToSDIO ((uint32_t)0x00000002)
|
| 299 |
|
|
#define IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TransferDir_ToCard) || \
|
| 300 |
|
|
((DIR) == SDIO_TransferDir_ToSDIO))
|
| 301 |
|
|
/**
|
| 302 |
|
|
* @}
|
| 303 |
|
|
*/
|
| 304 |
|
|
|
| 305 |
|
|
/** @defgroup SDIO_Transfer_Type
|
| 306 |
|
|
* @{
|
| 307 |
|
|
*/
|
| 308 |
|
|
|
| 309 |
|
|
#define SDIO_TransferMode_Block ((uint32_t)0x00000000)
|
| 310 |
|
|
#define SDIO_TransferMode_Stream ((uint32_t)0x00000004)
|
| 311 |
|
|
#define IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TransferMode_Stream) || \
|
| 312 |
|
|
((MODE) == SDIO_TransferMode_Block))
|
| 313 |
|
|
/**
|
| 314 |
|
|
* @}
|
| 315 |
|
|
*/
|
| 316 |
|
|
|
| 317 |
|
|
/** @defgroup SDIO_DPSM_State
|
| 318 |
|
|
* @{
|
| 319 |
|
|
*/
|
| 320 |
|
|
|
| 321 |
|
|
#define SDIO_DPSM_Disable ((uint32_t)0x00000000)
|
| 322 |
|
|
#define SDIO_DPSM_Enable ((uint32_t)0x00000001)
|
| 323 |
|
|
#define IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_Enable) || ((DPSM) == SDIO_DPSM_Disable))
|
| 324 |
|
|
/**
|
| 325 |
|
|
* @}
|
| 326 |
|
|
*/
|
| 327 |
|
|
|
| 328 |
|
|
/** @defgroup SDIO_Flags
|
| 329 |
|
|
* @{
|
| 330 |
|
|
*/
|
| 331 |
|
|
|
| 332 |
|
|
#define SDIO_FLAG_CCRCFAIL ((uint32_t)0x00000001)
|
| 333 |
|
|
#define SDIO_FLAG_DCRCFAIL ((uint32_t)0x00000002)
|
| 334 |
|
|
#define SDIO_FLAG_CTIMEOUT ((uint32_t)0x00000004)
|
| 335 |
|
|
#define SDIO_FLAG_DTIMEOUT ((uint32_t)0x00000008)
|
| 336 |
|
|
#define SDIO_FLAG_TXUNDERR ((uint32_t)0x00000010)
|
| 337 |
|
|
#define SDIO_FLAG_RXOVERR ((uint32_t)0x00000020)
|
| 338 |
|
|
#define SDIO_FLAG_CMDREND ((uint32_t)0x00000040)
|
| 339 |
|
|
#define SDIO_FLAG_CMDSENT ((uint32_t)0x00000080)
|
| 340 |
|
|
#define SDIO_FLAG_DATAEND ((uint32_t)0x00000100)
|
| 341 |
|
|
#define SDIO_FLAG_STBITERR ((uint32_t)0x00000200)
|
| 342 |
|
|
#define SDIO_FLAG_DBCKEND ((uint32_t)0x00000400)
|
| 343 |
|
|
#define SDIO_FLAG_CMDACT ((uint32_t)0x00000800)
|
| 344 |
|
|
#define SDIO_FLAG_TXACT ((uint32_t)0x00001000)
|
| 345 |
|
|
#define SDIO_FLAG_RXACT ((uint32_t)0x00002000)
|
| 346 |
|
|
#define SDIO_FLAG_TXFIFOHE ((uint32_t)0x00004000)
|
| 347 |
|
|
#define SDIO_FLAG_RXFIFOHF ((uint32_t)0x00008000)
|
| 348 |
|
|
#define SDIO_FLAG_TXFIFOF ((uint32_t)0x00010000)
|
| 349 |
|
|
#define SDIO_FLAG_RXFIFOF ((uint32_t)0x00020000)
|
| 350 |
|
|
#define SDIO_FLAG_TXFIFOE ((uint32_t)0x00040000)
|
| 351 |
|
|
#define SDIO_FLAG_RXFIFOE ((uint32_t)0x00080000)
|
| 352 |
|
|
#define SDIO_FLAG_TXDAVL ((uint32_t)0x00100000)
|
| 353 |
|
|
#define SDIO_FLAG_RXDAVL ((uint32_t)0x00200000)
|
| 354 |
|
|
#define SDIO_FLAG_SDIOIT ((uint32_t)0x00400000)
|
| 355 |
|
|
#define SDIO_FLAG_CEATAEND ((uint32_t)0x00800000)
|
| 356 |
|
|
#define IS_SDIO_FLAG(FLAG) (((FLAG) == SDIO_FLAG_CCRCFAIL) || \
|
| 357 |
|
|
((FLAG) == SDIO_FLAG_DCRCFAIL) || \
|
| 358 |
|
|
((FLAG) == SDIO_FLAG_CTIMEOUT) || \
|
| 359 |
|
|
((FLAG) == SDIO_FLAG_DTIMEOUT) || \
|
| 360 |
|
|
((FLAG) == SDIO_FLAG_TXUNDERR) || \
|
| 361 |
|
|
((FLAG) == SDIO_FLAG_RXOVERR) || \
|
| 362 |
|
|
((FLAG) == SDIO_FLAG_CMDREND) || \
|
| 363 |
|
|
((FLAG) == SDIO_FLAG_CMDSENT) || \
|
| 364 |
|
|
((FLAG) == SDIO_FLAG_DATAEND) || \
|
| 365 |
|
|
((FLAG) == SDIO_FLAG_STBITERR) || \
|
| 366 |
|
|
((FLAG) == SDIO_FLAG_DBCKEND) || \
|
| 367 |
|
|
((FLAG) == SDIO_FLAG_CMDACT) || \
|
| 368 |
|
|
((FLAG) == SDIO_FLAG_TXACT) || \
|
| 369 |
|
|
((FLAG) == SDIO_FLAG_RXACT) || \
|
| 370 |
|
|
((FLAG) == SDIO_FLAG_TXFIFOHE) || \
|
| 371 |
|
|
((FLAG) == SDIO_FLAG_RXFIFOHF) || \
|
| 372 |
|
|
((FLAG) == SDIO_FLAG_TXFIFOF) || \
|
| 373 |
|
|
((FLAG) == SDIO_FLAG_RXFIFOF) || \
|
| 374 |
|
|
((FLAG) == SDIO_FLAG_TXFIFOE) || \
|
| 375 |
|
|
((FLAG) == SDIO_FLAG_RXFIFOE) || \
|
| 376 |
|
|
((FLAG) == SDIO_FLAG_TXDAVL) || \
|
| 377 |
|
|
((FLAG) == SDIO_FLAG_RXDAVL) || \
|
| 378 |
|
|
((FLAG) == SDIO_FLAG_SDIOIT) || \
|
| 379 |
|
|
((FLAG) == SDIO_FLAG_CEATAEND))
|
| 380 |
|
|
|
| 381 |
|
|
#define IS_SDIO_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFF3FF800) == 0x00) && ((FLAG) != (uint32_t)0x00))
|
| 382 |
|
|
|
| 383 |
|
|
#define IS_SDIO_GET_IT(IT) (((IT) == SDIO_IT_CCRCFAIL) || \
|
| 384 |
|
|
((IT) == SDIO_IT_DCRCFAIL) || \
|
| 385 |
|
|
((IT) == SDIO_IT_CTIMEOUT) || \
|
| 386 |
|
|
((IT) == SDIO_IT_DTIMEOUT) || \
|
| 387 |
|
|
((IT) == SDIO_IT_TXUNDERR) || \
|
| 388 |
|
|
((IT) == SDIO_IT_RXOVERR) || \
|
| 389 |
|
|
((IT) == SDIO_IT_CMDREND) || \
|
| 390 |
|
|
((IT) == SDIO_IT_CMDSENT) || \
|
| 391 |
|
|
((IT) == SDIO_IT_DATAEND) || \
|
| 392 |
|
|
((IT) == SDIO_IT_STBITERR) || \
|
| 393 |
|
|
((IT) == SDIO_IT_DBCKEND) || \
|
| 394 |
|
|
((IT) == SDIO_IT_CMDACT) || \
|
| 395 |
|
|
((IT) == SDIO_IT_TXACT) || \
|
| 396 |
|
|
((IT) == SDIO_IT_RXACT) || \
|
| 397 |
|
|
((IT) == SDIO_IT_TXFIFOHE) || \
|
| 398 |
|
|
((IT) == SDIO_IT_RXFIFOHF) || \
|
| 399 |
|
|
((IT) == SDIO_IT_TXFIFOF) || \
|
| 400 |
|
|
((IT) == SDIO_IT_RXFIFOF) || \
|
| 401 |
|
|
((IT) == SDIO_IT_TXFIFOE) || \
|
| 402 |
|
|
((IT) == SDIO_IT_RXFIFOE) || \
|
| 403 |
|
|
((IT) == SDIO_IT_TXDAVL) || \
|
| 404 |
|
|
((IT) == SDIO_IT_RXDAVL) || \
|
| 405 |
|
|
((IT) == SDIO_IT_SDIOIT) || \
|
| 406 |
|
|
((IT) == SDIO_IT_CEATAEND))
|
| 407 |
|
|
|
| 408 |
|
|
#define IS_SDIO_CLEAR_IT(IT) ((((IT) & (uint32_t)0xFF3FF800) == 0x00) && ((IT) != (uint32_t)0x00))
|
| 409 |
|
|
|
| 410 |
|
|
/**
|
| 411 |
|
|
* @}
|
| 412 |
|
|
*/
|
| 413 |
|
|
|
| 414 |
|
|
/** @defgroup SDIO_Read_Wait_Mode
|
| 415 |
|
|
* @{
|
| 416 |
|
|
*/
|
| 417 |
|
|
|
| 418 |
|
|
#define SDIO_ReadWaitMode_CLK ((uint32_t)0x00000000)
|
| 419 |
|
|
#define SDIO_ReadWaitMode_DATA2 ((uint32_t)0x00000001)
|
| 420 |
|
|
#define IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_ReadWaitMode_CLK) || \
|
| 421 |
|
|
((MODE) == SDIO_ReadWaitMode_DATA2))
|
| 422 |
|
|
/**
|
| 423 |
|
|
* @}
|
| 424 |
|
|
*/
|
| 425 |
|
|
|
| 426 |
|
|
/**
|
| 427 |
|
|
* @}
|
| 428 |
|
|
*/
|
| 429 |
|
|
|
| 430 |
|
|
/** @defgroup SDIO_Exported_Macros
|
| 431 |
|
|
* @{
|
| 432 |
|
|
*/
|
| 433 |
|
|
|
| 434 |
|
|
/**
|
| 435 |
|
|
* @}
|
| 436 |
|
|
*/
|
| 437 |
|
|
|
| 438 |
|
|
/** @defgroup SDIO_Exported_Functions
|
| 439 |
|
|
* @{
|
| 440 |
|
|
*/
|
| 441 |
|
|
|
| 442 |
|
|
void SDIO_DeInit(void);
|
| 443 |
|
|
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct);
|
| 444 |
|
|
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct);
|
| 445 |
|
|
void SDIO_ClockCmd(FunctionalState NewState);
|
| 446 |
|
|
void SDIO_SetPowerState(uint32_t SDIO_PowerState);
|
| 447 |
|
|
uint32_t SDIO_GetPowerState(void);
|
| 448 |
|
|
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState);
|
| 449 |
|
|
void SDIO_DMACmd(FunctionalState NewState);
|
| 450 |
|
|
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct);
|
| 451 |
|
|
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct);
|
| 452 |
|
|
uint8_t SDIO_GetCommandResponse(void);
|
| 453 |
|
|
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP);
|
| 454 |
|
|
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct);
|
| 455 |
|
|
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct);
|
| 456 |
|
|
uint32_t SDIO_GetDataCounter(void);
|
| 457 |
|
|
uint32_t SDIO_ReadData(void);
|
| 458 |
|
|
void SDIO_WriteData(uint32_t Data);
|
| 459 |
|
|
uint32_t SDIO_GetFIFOCount(void);
|
| 460 |
|
|
void SDIO_StartSDIOReadWait(FunctionalState NewState);
|
| 461 |
|
|
void SDIO_StopSDIOReadWait(FunctionalState NewState);
|
| 462 |
|
|
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode);
|
| 463 |
|
|
void SDIO_SetSDIOOperation(FunctionalState NewState);
|
| 464 |
|
|
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState);
|
| 465 |
|
|
void SDIO_CommandCompletionCmd(FunctionalState NewState);
|
| 466 |
|
|
void SDIO_CEATAITCmd(FunctionalState NewState);
|
| 467 |
|
|
void SDIO_SendCEATACmd(FunctionalState NewState);
|
| 468 |
|
|
FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG);
|
| 469 |
|
|
void SDIO_ClearFlag(uint32_t SDIO_FLAG);
|
| 470 |
|
|
ITStatus SDIO_GetITStatus(uint32_t SDIO_IT);
|
| 471 |
|
|
void SDIO_ClearITPendingBit(uint32_t SDIO_IT);
|
| 472 |
|
|
|
| 473 |
|
|
#endif /* __STM32F10x_SDIO_H */
|
| 474 |
|
|
/**
|
| 475 |
|
|
* @}
|
| 476 |
|
|
*/
|
| 477 |
|
|
|
| 478 |
|
|
/**
|
| 479 |
|
|
* @}
|
| 480 |
|
|
*/
|
| 481 |
|
|
|
| 482 |
|
|
/**
|
| 483 |
|
|
* @}
|
| 484 |
|
|
*/
|
| 485 |
|
|
|
| 486 |
|
|
/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/
|
