OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [Common/] [ethernet/] [lwIP_130/] [contrib/] [port/] [FreeRTOS/] [ColdFire/] [arch/] [cc.h] - Blame information for rev 606

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 606 jeremybenn
/*
2
 * Copyright (c) 2001-2003 Swedish Institute of Computer Science.
3
 * All rights reserved.
4
 *
5
 * Redistribution and use in source and binary forms, with or without modification,
6
 * are permitted provided that the following conditions are met:
7
 *
8
 * 1. Redistributions of source code must retain the above copyright notice,
9
 *    this list of conditions and the following disclaimer.
10
 * 2. Redistributions in binary form must reproduce the above copyright notice,
11
 *    this list of conditions and the following disclaimer in the documentation
12
 *    and/or other materials provided with the distribution.
13
 * 3. The name of the author may not be used to endorse or promote products
14
 *    derived from this software without specific prior written permission.
15
 *
16
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
17
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
18
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
19
 * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
20
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
21
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
22
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
23
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
24
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
25
 * OF SUCH DAMAGE.
26
 *
27
 * This file is part of the lwIP TCP/IP stack.
28
 *
29
 * Author: Adam Dunkels <adam@sics.se>
30
 * Modifcations: Christian Walter <wolti@sil.at>
31
 */
32
#ifndef __CC_H__
33
#define __CC_H__
34
 
35
/* ------------------------ System includes ------------------------------- */
36
 
37
/* ------------------------ Project includes ------------------------------ */
38
#include "cpu.h"
39
#include "sys_arch.h"
40
 
41
/* ------------------------ Defines --------------------------------------- */
42
 
43
//#pragma options align= packed
44
#define PACK_STRUCT_BEGIN               
45
#define PACK_STRUCT_STRUCT      //non CW compatible: __attribute__ ((__packed__))
46
#define PACK_STRUCT_END
47
 
48
#define PACK_STRUCT_FIELD( x )  x
49
 
50
/*FSL: non used on code:
51
#define ALIGN_STRUCT_8_BEGIN
52
#define ALIGN_STRUCT_8          //non CW compatible: __attribute__ ((aligned (8)))
53
#define ALIGN_STRUCT_8_END
54
*/
55
 
56
#define LWIP_PLATFORM_ASSERT( x ) sys_assert( x )
57
#define LWIP_PLATFORM_DIAG( x, ... ) do{ sys_debug x; } while( 0 );
58
 
59
/* Define (sn)printf formatters for these lwIP types */
60
#define U16_F                   "hu"
61
#define S16_F                   "hd"
62
#define X16_F                   "hx"
63
#define U32_F                   "lu"
64
#define S32_F                   "ld"
65
#define X32_F                   "lx"
66
 
67
/* ------------------------ Type definitions (lwIP) ----------------------- */
68
typedef unsigned char u8_t;
69
typedef signed char s8_t;
70
typedef unsigned short u16_t;
71
typedef signed short s16_t;
72
typedef unsigned long u32_t;
73
typedef signed long s32_t;
74
typedef u32_t   mem_ptr_t;
75
typedef int     sys_prot_t;
76
 
77
/* ------------------------ Prototypes ------------------------------------ */
78
 
79
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.