OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [H8S/] [RTOSDemo/] [vects.c] - Blame information for rev 637

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 588 jeremybenn
/****************************************************************
2
KPIT Cummins Infosystems Ltd, Pune, India. - 19-June-2003.
3
 
4
This program is distributed in the hope that it will be useful,
5
but WITHOUT ANY WARRANTY; without even the implied warranty of
6
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
7
*****************************************************************/
8
 
9
void start(void); /* Startup code (in start.asm)  */
10
 
11
/*
12
 * Manual context switch trap function.
13
 */
14
void vPortYield( void );
15
 
16
/*
17
 * The RTOS tick ISR.
18
 */
19
void vTickISR( void );
20
 
21
/*
22
 * Serial port ISR functions.
23
 */
24
void vCOM_1_Rx_ISR( void );
25
void vCOM_1_Tx_ISR( void );
26
void vCOM_1_Error_ISR( void );
27
 
28
 
29
typedef void (*fp) (void);
30
#define VECT_SECT          __attribute__ ((section (".vects")))
31
 
32
const fp HardwareVectors[] VECT_SECT = {
33
start,          /*  vector 0 */
34
(fp)(0), /*  vector 1 */
35
(fp)(0), /*  vector 2 */
36
(fp)(0), /*  vector 3 */
37
(fp)(0), /*  vector 4 */
38
(fp)(0), /*  vector 5 */
39
(fp)(0), /*  vector 6 */
40
(fp)(0), /*  vector 7 */
41
vPortYield,     /*  vector 8 */
42
(fp)(0), /*  vector 9 */
43
(fp)(0), /*  vector 10 */
44
(fp)(0), /*  vector 11 */
45
(fp)(0), /*  vector 12 */
46
(fp)(0), /*  vector 13 */
47
(fp)(0), /*  vector 14 */
48
(fp)(0), /*  vector 15 */
49
(fp)(0), /*  vector 16 */
50
(fp)(0), /*  vector 17 */
51
(fp)(0), /*  vector 18 */
52
(fp)(0), /*  vector 19 */
53
(fp)(0), /*  vector 20 */
54
(fp)(0), /*  vector 21 */
55
(fp)(0), /*  vector 22 */
56
(fp)(0), /*  vector 23 */
57
(fp)(0), /*  vector 24 */
58
(fp)(0), /*  vector 25 */
59
(fp)(0), /*  vector 26 */
60
(fp)(0), /*  vector 27 */
61
(fp)(0), /*  vector 28 */
62
(fp)(0), /*  vector 29 */
63
(fp)(0), /*  vector 30 */
64
(fp)(0), /*  vector 31 */
65
(fp)(0), /*  vector 32 */
66
(fp)(0), /*  vector 33 */
67
(fp)(0), /*  vector 34 */
68
(fp)(0), /*  vector 35 */
69
(fp)(0), /*  vector 36 */
70
(fp)(0), /*  vector 37 */
71
(fp)(0), /*  vector 38 */
72
(fp)(0), /*  vector 39 */
73
vTickISR,       /*  vector 40 */
74
(fp)(0), /*  vector 41 */
75
(fp)(0), /*  vector 42 */
76
(fp)(0), /*  vector 43 */
77
(fp)(0), /*  vector 44 */
78
(fp)(0), /*  vector 45 */
79
(fp)(0), /*  vector 46 */
80
(fp)(0), /*  vector 47 */
81
(fp)(0), /*  vector 48 */
82
(fp)(0), /*  vector 49 */
83
(fp)(0), /*  vector 50 */
84
(fp)(0), /*  vector 51 */
85
(fp)(0), /*  vector 52 */
86
(fp)(0), /*  vector 53 */
87
(fp)(0), /*  vector 54 */
88
(fp)(0), /*  vector 55 */
89
(fp)(0), /*  vector 56 */
90
(fp)(0), /*  vector 57 */
91
(fp)(0), /*  vector 58 */
92
(fp)(0), /*  vector 59 */
93
(fp)(0), /*  vector 60 */
94
(fp)(0), /*  vector 61 */
95
(fp)(0), /*  vector 62 */
96
(fp)(0), /*  vector 63 */
97
(fp)(0), /*  vector 64 */
98
(fp)(0), /*  vector 65 */
99
(fp)(0), /*  vector 66 */
100
(fp)(0), /*  vector 67 */
101
(fp)(0), /*  vector 68 */
102
(fp)(0), /*  vector 69 */
103
(fp)(0), /*  vector 70 */
104
(fp)(0), /*  vector 71 */
105
(fp)(0), /*  vector 72 */
106
(fp)(0), /*  vector 73 */
107
(fp)(0), /*  vector 74 */
108
(fp)(0), /*  vector 75 */
109
(fp)(0), /*  vector 76 */
110
(fp)(0), /*  vector 77 */
111
(fp)(0), /*  vector 78 */
112
(fp)(0), /*  vector 79 */
113
(fp)(0), /*  vector 80 */
114
(fp)(0), /*  vector 81 */
115
(fp)(0), /*  vector 82 */
116
(fp)(0), /*  vector 83 */
117
vCOM_1_Error_ISR,       /*  vector 84 */
118
vCOM_1_Rx_ISR,          /*  vector 85 */
119
vCOM_1_Tx_ISR,          /*  vector 86 */
120
(fp)(0), /*  vector 87 */
121
(fp)(0), /*  vector 88 */
122
(fp)(0), /*  vector 89 */
123
(fp)(0), /*  vector 90 */
124
(fp)(0), /*  vector 91 */
125
(fp)(0), /*  vector 92 */
126
(fp)(0), /*  vector 93 */
127
(fp)(0), /*  vector 94 */
128
(fp)(0), /*  vector 95 */
129
(fp)(0), /*  vector 96 */
130
(fp)(0), /*  vector 97 */
131
(fp)(0), /*  vector 98 */
132
(fp)(0), /*  vector 99 */
133
(fp)(0), /*  vector 100 */
134
(fp)(0), /*  vector 101 */
135
(fp)(0), /*  vector 102 */
136
(fp)(0)          /*  vector 103 */
137
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.