OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [HCS12_CodeWarrior_banked/] [DOC/] [RTOSDemo.sig] - Blame information for rev 818

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 588 jeremybenn
=================================================================
2
This file was generated from Processor Expert 03.33
3
 project "RTOSDemo", 19/06/2005, 15:54
4
-----------------------------------------------------------------
5
There is no signal defined in this project.
6
 Hint: Signals may be defined in the Bean Inspector (advanced or expert view)
7
=================================================================
8
 
9
=================================================================
10
 SIGNAL LIST
11
-----------------------------------------------------------------
12
 SIGNAL NAME     =>  PIN NAME
13
-----------------------------------------------------------------
14
=================================================================
15
 
16
 
17
=================================================================
18
 PIN LIST
19
-----------------------------------------------------------------
20
 PIN NAME        =>  SIGNAL NAME
21
-----------------------------------------------------------------
22
=================================================================
23
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.