OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [HCS12_CodeWarrior_small/] [CODE/] [PESL.h] - Blame information for rev 588

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 588 jeremybenn
/* ================================================================================================================================= **
2
** ================================================================================================================================= **
3
** CONFIGURATION FILE FOR PESL LIBRARY                                                                                               **
4
** ================================================================================================================================= **
5
** ================================================================================================================================= */
6
 
7
#define  _MC9S12A128_112   1
8
#define  _MC9S12A128_80    2
9
#define  _MC9S12A256_112   3
10
#define  _MC9S12A256_80    4
11
#define  _MC9S12A64_112    5
12
#define  _MC9S12A64_80     6
13
#define  _MC9S12C32_48     7
14
#define  _MC9S12C32_52     8
15
#define  _MC9S12C32_80     9
16
#define  _MC9S12D64_112    10
17
#define  _MC9S12D64_80     11
18
#define  _MC9S12DB128_112  12
19
#define  _MC9S12DG128_112  13
20
#define  _MC9S12DG128_80   14
21
#define  _MC9S12DG256_112  15
22
#define  _MC9S12DJ128_112  16
23
#define  _MC9S12DJ128_80   17
24
#define  _MC9S12DJ256_112  18
25
#define  _MC9S12DJ256_80   19
26
#define  _MC9S12DJ64_112   20
27
#define  _MC9S12DJ64_80    21
28
#define  _MC9S12DP256_112  22
29
#define  _MC9S12DT128_112  23
30
#define  _MC9S12DT256_112  24
31
#define  _MC9S12A32_80     25
32
#define  _MC9S12D32_80     26
33
#define  _MC9S12DP512_112  27
34
#define  _MC9S12A512_112   28
35
#define  _MC9S12E128_112   29
36
#define  _MC9S12E128_80    30
37
#define  _MC9S12E64_112    31
38
 
39
 
40
/* Selected target MCU */
41
 
42
#define CPUtype _MC9S12C32_80
43
 
44
 
45
/* PESL library */
46
 
47
#pragma MESSAGE DISABLE C4000 /* WARNING C4000: Condition is always TRUE */
48
#pragma MESSAGE DISABLE C4001 /* WARNING C4001: Condition is always FALSE */
49
 
50
#include "PESLlib.h"
51
 
52
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.