URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
588 |
jeremybenn |
=============================================================================
|
2 |
|
|
List of methods in project: RTOSDemo
|
3 |
|
|
|
4 |
|
|
THIS TEXT DESCRIPTION IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
|
5 |
|
|
=============================================================================
|
6 |
|
|
|
7 |
|
|
Module "Byte1" (bean ByteIO)
|
8 |
|
|
Byte1_PutBit -Put the specified value to the specified bit/pin of the Input/Output bean. If direction is [input] saves the
|
9 |
|
|
value to a memory or a register, this value will be written to the pin after switching to the output mode -
|
10 |
|
|
using [SetDir(TRUE)]. If direction is [output] writes the value to the pin.
|
11 |
|
|
Byte1_NegBit -Negate (invert) the specified bit of the Input/Output bean. It is the same as [PutBit(Bit,!GetBit(Bit))].
|
12 |
|
|
|
13 |
|
|
Module "TickTimer" (bean TimerInt)
|
14 |
|
|
TickTimer_Enable -Enable the bean - it starts the timer. Events may be generated ("DisableEvent"/"EnableEvent").
|
15 |
|
|
TickTimer_SetFreqHz -This method sets the new frequency of the generated events. The frequency is expressed in [Hz] as a
|
16 |
|
|
16-bit unsigned integer number. This method is available only if runtime setting type 'from interval' is
|
17 |
|
|
selected in the in Runtime setting area.
|
18 |
|
|
|
19 |
|
|
Module "ButtonInterrupt" (bean ExtInt)
|
20 |
|
|
ButtonInterrupt_Enable -Enable the bean - the external events are accepted.
|
21 |
|
|
|
22 |
|
|
Module "Cpu" (bean MC9S12C32_80)
|
23 |
|
|
Cpu_EnableInt -Enable maskable interrupts
|
24 |
|
|
Cpu_DisableInt -Disable maskable interrupts
|
25 |
|
|
Cpu_SetWaitMode -Set low power mode - Wait mode.
|
26 |
|
|
For more information about the wait mode see documentation of this CPU.
|
27 |
|
|
|
28 |
|
|
Release from Wait mode: Reset or interrupt
|
29 |
|
|
Cpu_SetStopMode -Set low power mode - Stop mode.
|
30 |
|
|
For more information about the stop mode see documentation of this CPU.
|
31 |
|
|
|
32 |
|
|
=============================================================================
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.