OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [HCS12_GCC_banked/] [asm-m68hcs12/] [arch-dragon12/] [arch/] [interrupts.h] - Blame information for rev 588

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 588 jeremybenn
/* interrupts.h - Register interrupt vectors (if ram based)
2
   Copyright (C) 2004 Robotronics, Inc.
3
   Author Jefferson Smith, Robotronics
4
 
5
This file is free software; you can redistribute it and/or modify it
6
under the terms of the GNU General Public License as published by the
7
Free Software Foundation; either version 2, or (at your option) any
8
later version.
9
 
10
In addition to the permissions in the GNU General Public License, the
11
Free Software Foundation gives you unlimited permission to link the
12
compiled version of this file with other programs, and to distribute
13
those programs without any restriction coming from the use of this
14
file.  (The General Public License restrictions do apply in other
15
respects; for example, they cover modification of the file, and
16
distribution when not linked into another program.)
17
 
18
This file is distributed in the hope that it will be useful, but
19
WITHOUT ANY WARRANTY; without even the implied warranty of
20
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
21
General Public License for more details.
22
 
23
You should have received a copy of the GNU General Public License
24
along with this program; see the file COPYING.  If not, write to
25
the Free Software Foundation, 59 Temple Place - Suite 330,
26
Boston, MA 02111-1307, USA.  */
27
 
28
#ifndef _M68HC12_ARCH_DRAGON12_INTERRUPTS_H
29
#define _M68HC12_ARCH_DRAGON12_INTERRUPTS_H
30
 
31
#define USE_INTERRUPT_TABLE
32
 
33
/* Only for RAM target. Initializes an interrupt handler vector.  */
34
extern inline void
35
set_interrupt_handler (interrupt_vector_id id ATTRIBUTE_UNUSED,
36
                       interrupt_t handler ATTRIBUTE_UNUSED)
37
{
38
  _vectors_addr[id] = handler;
39
}
40
 
41
#endif  /* _M68HC12_ARCH_DRAGON12_INTERRUPTS_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.