OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [MCF5235_GCC/] [include/] [arch/] [mcf523x/] [mcf523x_ccm.h] - Blame information for rev 584

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 584 jeremybenn
/*
2
 * These files are taken from the MCF523X source code example package
3
 * which is available on the Freescale website. Freescale explicitly
4
 * grants the redistribution and modification of these source files.
5
 * The complete licensing information is available in the file
6
 * LICENSE_FREESCALE.TXT.
7
 *
8
 * File:        mcf523x_ccm.h
9
 * Purpose:     Register and bit definitions for the MCF523X
10
 *
11
 * Notes:
12
 *
13
 */
14
 
15
#ifndef __MCF523X_CCM_H__
16
#define __MCF523X_CCM_H__
17
 
18
/*********************************************************************
19
*
20
* Chip Configuration Module (CCM)
21
*
22
*********************************************************************/
23
 
24
/* Register read/write macros */
25
#define MCF_CCM_CCR     (*(vuint16*)(void*)(&__IPSBAR[0x110004]))
26
#define MCF_CCM_LPCR    (*(vuint8 *)(void*)(&__IPSBAR[0x110007]))
27
#define MCF_CCM_CIR     (*(vuint16*)(void*)(&__IPSBAR[0x11000A]))
28
#define MCF_CCM_RCON    (*(vuint16*)(void*)(&__IPSBAR[0x110008]))
29
 
30
/* Bit definitions and macros for MCF_CCM_CCR */
31
#define MCF_CCM_CCR_BMT(x)        (((x)&0x0007)<<0)
32
#define MCF_CCM_CCR_BME           (0x0008)
33
#define MCF_CCM_CCR_SZEN          (0x0040)
34
#define MCF_CCM_CCR_MODE(x)       (((x)&0x0007)<<8)
35
 
36
/* Bit definitions and macros for MCF_CCM_LPCR */
37
#define MCF_CCM_LPCR_STPMD(x)     (((x)&0x03)<<3)
38
#define MCF_CCM_LPCR_LPMD(x)      (((x)&0x03)<<6)
39
#define MCF_CCM_LPCR_LPMD_STOP    (0xC0)
40
#define MCF_CCM_LPCR_LPMD_WAIT    (0x80)
41
#define MCF_CCM_LPCR_LPMD_DOZE    (0x40)
42
#define MCF_CCM_LPCR_LPMD_RUN     (0x00)
43
 
44
/* Bit definitions and macros for MCF_CCM_CIR */
45
#define MCF_CCM_CIR_PRN(x)        (((x)&0x003F)<<0)
46
#define MCF_CCM_CIR_PIN(x)        (((x)&0x03FF)<<6)
47
 
48
/* Bit definitions and macros for MCF_CCM_RCON */
49
#define MCF_CCM_RCON_MODE         (0x0001)
50
#define MCF_CCM_RCON_BOOTPS(x)    (((x)&0x0003)<<3)
51
#define MCF_CCM_RCON_RLOAD        (0x0020)
52
#define MCF_CCM_RCON_RCSC(x)      (((x)&0x0003)<<8)
53
 
54
/********************************************************************/
55
 
56
#endif /* __MCF523X_CCM_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.