OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [MCF5235_GCC/] [include/] [arch/] [mcf523x/] [mcf523x_rcm.h] - Blame information for rev 584

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 584 jeremybenn
/*
2
 * These files are taken from the MCF523X source code example package
3
 * which is available on the Freescale website. Freescale explicitly
4
 * grants the redistribution and modification of these source files.
5
 * The complete licensing information is available in the file
6
 * LICENSE_FREESCALE.TXT.
7
 *
8
 * File:        mcf523x_rcm.h
9
 * Purpose:     Register and bit definitions for the MCF523X
10
 *
11
 * Notes:
12
 *
13
 */
14
 
15
#ifndef __MCF523X_RCM_H__
16
#define __MCF523X_RCM_H__
17
 
18
/*********************************************************************
19
*
20
* Reset Configuration Module (RCM)
21
*
22
*********************************************************************/
23
 
24
/* Register read/write macros */
25
#define MCF_RCM_RCR    (*(vuint8 *)(void*)(&__IPSBAR[0x110000]))
26
#define MCF_RCM_RSR    (*(vuint8 *)(void*)(&__IPSBAR[0x110001]))
27
 
28
/* Bit definitions and macros for MCF_RCM_RCR */
29
#define MCF_RCM_RCR_FRCRSTOUT    (0x40)
30
#define MCF_RCM_RCR_SOFTRST      (0x80)
31
 
32
/* Bit definitions and macros for MCF_RCM_RSR */
33
#define MCF_RCM_RSR_LOL          (0x01)
34
#define MCF_RCM_RSR_LOC          (0x02)
35
#define MCF_RCM_RSR_EXT          (0x04)
36
#define MCF_RCM_RSR_POR          (0x08)
37
#define MCF_RCM_RSR_WDR          (0x10)
38
#define MCF_RCM_RSR_SOFT         (0x20)
39
 
40
/********************************************************************/
41
 
42
#endif /* __MCF523X_RCM_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.