URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
584 |
jeremybenn |
/*
|
| 2 |
|
|
* These files are taken from the MCF523X source code example package
|
| 3 |
|
|
* which is available on the Freescale website. Freescale explicitly
|
| 4 |
|
|
* grants the redistribution and modification of these source files.
|
| 5 |
|
|
* The complete licensing information is available in the file
|
| 6 |
|
|
* LICENSE_FREESCALE.TXT.
|
| 7 |
|
|
*
|
| 8 |
|
|
* File: mcf523x_sram.h
|
| 9 |
|
|
* Purpose: Register and bit definitions for the MCF523X
|
| 10 |
|
|
*
|
| 11 |
|
|
* Notes:
|
| 12 |
|
|
*
|
| 13 |
|
|
*/
|
| 14 |
|
|
|
| 15 |
|
|
#ifndef __MCF523X_SRAM_H__
|
| 16 |
|
|
#define __MCF523X_SRAM_H__
|
| 17 |
|
|
|
| 18 |
|
|
/*********************************************************************
|
| 19 |
|
|
*
|
| 20 |
|
|
* 64KByte System SRAM (SRAM)
|
| 21 |
|
|
*
|
| 22 |
|
|
*********************************************************************/
|
| 23 |
|
|
|
| 24 |
|
|
/* Register read/write macros */
|
| 25 |
|
|
#define MCF_SRAM_RAMBAR (*(vuint32*)(void*)(&__IPSBAR[0x20000000]))
|
| 26 |
|
|
|
| 27 |
|
|
/* Bit definitions and macros for MCF_SRAM_RAMBAR */
|
| 28 |
|
|
#define MCF_SRAM_RAMBAR_V (0x00000001)
|
| 29 |
|
|
#define MCF_SRAM_RAMBAR_UD (0x00000002)
|
| 30 |
|
|
#define MCF_SRAM_RAMBAR_UC (0x00000004)
|
| 31 |
|
|
#define MCF_SRAM_RAMBAR_SD (0x00000008)
|
| 32 |
|
|
#define MCF_SRAM_RAMBAR_SC (0x00000010)
|
| 33 |
|
|
#define MCF_SRAM_RAMBAR_CI (0x00000020)
|
| 34 |
|
|
#define MCF_SRAM_RAMBAR_WP (0x00000100)
|
| 35 |
|
|
#define MCF_SRAM_RAMBAR_SPV (0x00000200)
|
| 36 |
|
|
#define MCF_SRAM_RAMBAR_PRI2 (0x00000400)
|
| 37 |
|
|
#define MCF_SRAM_RAMBAR_PRI1 (0x00000800)
|
| 38 |
|
|
#define MCF_SRAM_RAMBAR_BA(x) (((x)&0x0000FFFF)<<16)
|
| 39 |
|
|
|
| 40 |
|
|
/********************************************************************/
|
| 41 |
|
|
|
| 42 |
|
|
#endif /* __MCF523X_SRAM_H__ */
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.