OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [MicroBlaze/] [serial/] [serial.c] - Blame information for rev 607

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 584 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
 
55
/*
56
        BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER FOR UART
57
*/
58
 
59
/* Scheduler includes. */
60
#include "FreeRTOS.h"
61
#include "queue.h"
62
#include "task.h"
63
 
64
/* Demo application includes. */
65
#include "serial.h"
66
 
67
/* Microblaze driver includes. */
68
#include "xuartlite_l.h"
69
#include "xintc_l.h"
70
 
71
/*-----------------------------------------------------------*/
72
 
73
/* Queues used to hold received characters, and characters waiting to be
74
transmitted. */
75
static xQueueHandle xRxedChars;
76
static xQueueHandle xCharsForTx;
77
 
78
/*-----------------------------------------------------------*/
79
 
80
xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
81
{
82
unsigned long ulControlReg, ulMask;
83
 
84
        /* NOTE: The baud rate used by this driver is determined by the hardware
85
        parameterization of the UART Lite peripheral, and the baud value passed to
86
        this function has no effect. */
87
 
88
        /* Create the queues used to hold Rx and Tx characters. */
89
        xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
90
        xCharsForTx = xQueueCreate( uxQueueLength + 1, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
91
 
92
        if( ( xRxedChars ) && ( xCharsForTx ) )
93
        {
94
                /* Disable the interrupt. */
95
                XUartLite_mDisableIntr( XPAR_RS232_UART_BASEADDR );
96
 
97
                /* Flush the fifos. */
98
                ulControlReg = XIo_In32( XPAR_RS232_UART_BASEADDR + XUL_STATUS_REG_OFFSET );
99
                XIo_Out32( XPAR_RS232_UART_BASEADDR + XUL_CONTROL_REG_OFFSET, ulControlReg | XUL_CR_FIFO_TX_RESET | XUL_CR_FIFO_RX_RESET );
100
 
101
                /* Enable the interrupt again.  The interrupt controller has not yet been
102
                initialised so there is no chance of receiving an interrupt until the
103
                scheduler has been started. */
104
                XUartLite_mEnableIntr( XPAR_RS232_UART_BASEADDR );
105
 
106
                /* Enable the interrupt in the interrupt controller while maintaining
107
                all the other bit settings. */
108
                ulMask = XIntc_In32( ( XPAR_OPB_INTC_0_BASEADDR + XIN_IER_OFFSET ) );
109
                ulMask |= XPAR_RS232_UART_INTERRUPT_MASK;
110
                XIntc_Out32( ( XPAR_OPB_INTC_0_BASEADDR + XIN_IER_OFFSET ), ( ulMask ) );
111
                XIntc_mAckIntr( XPAR_INTC_SINGLE_BASEADDR, 2 );
112
        }
113
 
114
        return ( xComPortHandle ) 0;
115
}
116
/*-----------------------------------------------------------*/
117
 
118
signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed char *pcRxedChar, portTickType xBlockTime )
119
{
120
        /* The port handle is not required as this driver only supports one UART. */
121
        ( void ) pxPort;
122
 
123
        /* Get the next character from the buffer.  Return false if no characters
124
        are available, or arrive before xBlockTime expires. */
125
        if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
126
        {
127
                return pdTRUE;
128
        }
129
        else
130
        {
131
                return pdFALSE;
132
        }
133
}
134
/*-----------------------------------------------------------*/
135
 
136
signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, portTickType xBlockTime )
137
{
138
portBASE_TYPE xReturn = pdTRUE;
139
 
140
        portENTER_CRITICAL();
141
        {
142
                /* If the UART FIFO is full we can block posting the new data on the
143
                Tx queue. */
144
                if( XUartLite_mIsTransmitFull( XPAR_RS232_UART_BASEADDR ) )
145
                {
146
                        if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
147
                        {
148
                                xReturn = pdFAIL;
149
                        }
150
                }
151
                /* Otherwise, if there is data already in the queue we should add the
152
                new data to the back of the queue to ensure the sequencing is
153
                maintained. */
154
                else if( uxQueueMessagesWaiting( xCharsForTx ) )
155
                {
156
                        if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
157
                        {
158
                                xReturn = pdFAIL;
159
                        }
160
                }
161
                /* If the UART FIFO is not full and there is no data already in the
162
                queue we can write directly to the FIFO without disrupting the
163
                sequence. */
164
                else
165
                {
166
                        XIo_Out32( XPAR_RS232_UART_BASEADDR + XUL_TX_FIFO_OFFSET, cOutChar );
167
                }
168
        }
169
        portEXIT_CRITICAL();
170
 
171
        return xReturn;
172
}
173
/*-----------------------------------------------------------*/
174
 
175
void vSerialClose( xComPortHandle xPort )
176
{
177
        /* Not supported as not required by the demo application. */
178
        ( void ) xPort;
179
}
180
/*-----------------------------------------------------------*/
181
 
182
void vSerialISR( void *pvBaseAddress )
183
{
184
unsigned long ulISRStatus;
185
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
186
char cChar;
187
 
188
        /* Determine the cause of the interrupt. */
189
    ulISRStatus = XIo_In32( XPAR_RS232_UART_BASEADDR + XUL_STATUS_REG_OFFSET );
190
 
191
    if( ( ulISRStatus & ( XUL_SR_RX_FIFO_FULL | XUL_SR_RX_FIFO_VALID_DATA ) ) != 0 )
192
        {
193
                /* A character is available - place it in the queue of received
194
                characters.  This might wake a task that was blocked waiting for
195
                data. */
196
                cChar = ( char )XIo_In32( XPAR_RS232_UART_BASEADDR + XUL_RX_FIFO_OFFSET );
197
                xQueueSendFromISR( xRxedChars, &cChar, &xHigherPriorityTaskWoken );
198
    }
199
 
200
    if( ( ulISRStatus & XUL_SR_TX_FIFO_EMPTY ) != 0 )
201
    {
202
                /* There is space in the FIFO - if there are any characters queue for
203
                transmission they can be send to the UART now.  This might unblock a
204
                task that was waiting for space to become available on the Tx queue. */
205
                if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xHigherPriorityTaskWoken ) == pdTRUE )
206
                {
207
                        XIo_Out32( XPAR_RS232_UART_BASEADDR + XUL_TX_FIFO_OFFSET, cChar );
208
                }
209
    }
210
 
211
        /* If we woke any tasks we may require a context switch. */
212
        if( xHigherPriorityTaskWoken )
213
        {
214
                portYIELD_FROM_ISR();
215
        }
216
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.