OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [arch/] [Makefile] - Blame information for rev 792

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 584 jeremybenn
include ../Makefile.inc
2
 
3 621 filepang
CFLAGS  += -DIC=0 -DDC=0 -g
4 584 jeremybenn
 
5 621 filepang
SRC_C = support.c interrupts.c
6 620 jeremybenn
SRC_S = reset.S
7 584 jeremybenn
 
8 620 jeremybenn
OBJ_C = $(SRC_C:.c=.o)
9
OBJ_S = $(SRC_S:.S=.o)
10
OBJS  = $(OBJ_C) $(OBJ_S)
11
 
12
all: libarch.a
13
 
14
libarch.a: $(OBJS)
15
        @$(AR) cru $@ $(OBJ_C)
16
        @$(RANLIB) $@
17
        @echo Complete $@
18
 
19 584 jeremybenn
%.o: %.c
20
        @echo "    CC $<"
21
        @$(CC) -c $(CFLAGS) $(INCDIRS) -o $@ $<
22
 
23
%.o: %.S
24 620 jeremybenn
        @echo "    ASM $<"
25 584 jeremybenn
        @$(CC) -c $(CFLAGS) $(INCDIRS) -o $@ $<
26
 
27
clean:
28
        @rm -f *.a *.o

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.