URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [arch/] [board.h] - Blame information for rev 615

Go to most recent revision | Details | Compare with Previous | View Log


#ifndef _BOARD_H_
#define _BOARD_H_
 
#define MC_ENABLED          0
 
#define IC_ENABLE           1
#define IC_SIZE         8192
#define DC_ENABLE           1
#define DC_SIZE         8192
 
#define SYS_CLK                 25000000
#define IN_CLK              25000000
#define TICKS_PER_SEC   100
 
#define UART_BAUD_RATE  115200
 
#define UART_BASE           0x90000000
 
#define UART_IRQ        2
 
#endif

Line No.	Rev	Author	Line
1	584	jeremybenn	`#ifndef _BOARD_H_`
2			`#define _BOARD_H_`
3
4			`#define MC_ENABLED 0`
5
6			`#define IC_ENABLE 1`
7			`#define IC_SIZE 8192`
8			`#define DC_ENABLE 1`
9			`#define DC_SIZE 8192`
10
11			`#define SYS_CLK 25000000`
12			`#define IN_CLK 25000000`
13			`#define TICKS_PER_SEC 100`
14
15			`#define UART_BAUD_RATE 115200`
16
17			`#define UART_BASE 0x90000000`
18
19			`#define UART_IRQ 2`
20
21			`#endif`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [OpenRISC_SIM_GCC/] [arch/] [board.h] - Blame information for rev 615