OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [PIC18_MPLAB/] [18f452.lkr] - Blame information for rev 606

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 587 jeremybenn 
// $Id: 18f452.lkr 2 2011-07-17 20:13:17Z filepang@gmail.com $
2 
// File: 18f452.lkr
3 
// Sample linker script for the PIC18F452 processor
4 
 
5 
LIBPATH .
6 
 
7 
FILES c018i.o
8 
FILES clib.lib
9 
FILES p18f452.lib
10 
 
11 
CODEPAGE   NAME=vectors    START=0x0            END=0x39           PROTECTED
12 
CODEPAGE   NAME=page       START=0x3A           END=0x7FFF
13 
CODEPAGE   NAME=idlocs     START=0x200000       END=0x200007       PROTECTED
14 
CODEPAGE   NAME=config     START=0x300000       END=0x30000D       PROTECTED
15 
CODEPAGE   NAME=devid      START=0x3FFFFE       END=0x3FFFFF       PROTECTED
16 
CODEPAGE   NAME=eedata     START=0xF00000       END=0xF000FF       PROTECTED
17 
 
18 
ACCESSBANK NAME=accessram  START=0x0            END=0x7F
19 
DATABANK   NAME=BIG_BLOCK  START=0x80          END=0x5FF
20 
ACCESSBANK NAME=accesssfr  START=0xF80          END=0xFFF          PROTECTED
21 
 
22 
SECTION    NAME=CONFIG     ROM=config
23 
 
24 
STACK SIZE=0x60 RAM=BIG_BLOCK

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.