OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [PIC32MX_MPLAB/] [serial/] [serial_isr.S] - Blame information for rev 620

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 614 jeremybenn
#include 
2
#include 
3
#include "ISR_Support.h"
4
 
5
        .set    nomips16
6
        .set    noreorder
7
 
8
        .extern vU2InterruptHandler
9
        .extern xISRStackTop
10
        .global vU2InterruptWrapper
11
 
12
        .set            noreorder
13
        .set            noat
14
        .ent            vU2InterruptWrapper
15
 
16
vU2InterruptWrapper:
17
 
18
        portSAVE_CONTEXT
19
        jal vU2InterruptHandler
20
        nop
21
        portRESTORE_CONTEXT
22
 
23
        .end            vU2InterruptWrapper
24
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.