OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [PPC405_FPU_Xilinx_Virtex4_GCC/] [system.mhs] - Blame information for rev 586

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 586 jeremybenn 
 
2 
# ##############################################################################
3 
# Created by Base System Builder Wizard for Xilinx EDK 10.1.01 Build EDK_K_SP1.3
4 
# Fri May 09 11:01:33 2008
5 
# Target Board:  Xilinx Virtex 4 ML403 Evaluation Platform Rev 1
6 
# Family:    virtex4
7 
# Device:    xc4vfx12
8 
# Package:   ff668
9 
# Speed Grade:  -10
10 
# Processor: ppc405_0
11 
# Processor clock frequency: 200.00 MHz
12 
# Bus clock frequency: 100.00 MHz
13 
# Total Off Chip Memory :   1 MB
14 
# - SRAM =   1 MB
15 
# ##############################################################################
16 
 PARAMETER VERSION = 2.1.0
17 
 
18 
 
19 
 PORT fpga_0_RS232_Uart_RX_pin = fpga_0_RS232_Uart_RX, DIR = I
20 
 PORT fpga_0_RS232_Uart_TX_pin = fpga_0_RS232_Uart_TX, DIR = O
21 
 PORT fpga_0_LEDs_4Bit_GPIO_IO_pin = fpga_0_LEDs_4Bit_GPIO_IO, DIR = IO, VEC = [0:3]
22 
 PORT fpga_0_LEDs_Positions_GPIO_IO_pin = fpga_0_LEDs_Positions_GPIO_IO, DIR = IO, VEC = [0:4]
23 
 PORT fpga_0_SysACE_CompactFlash_SysACE_CLK_pin = fpga_0_SysACE_CompactFlash_SysACE_CLK, DIR = I
24 
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPA_pin = fpga_0_SysACE_CompactFlash_SysACE_MPA, DIR = O, VEC = [6:1]
25 
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPD_pin = fpga_0_SysACE_CompactFlash_SysACE_MPD, DIR = IO, VEC = [15:0]
26 
 PORT fpga_0_SysACE_CompactFlash_SysACE_CEN_pin = fpga_0_SysACE_CompactFlash_SysACE_CEN, DIR = O
27 
 PORT fpga_0_SysACE_CompactFlash_SysACE_OEN_pin = fpga_0_SysACE_CompactFlash_SysACE_OEN, DIR = O
28 
 PORT fpga_0_SysACE_CompactFlash_SysACE_WEN_pin = fpga_0_SysACE_CompactFlash_SysACE_WEN, DIR = O
29 
 PORT fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ, DIR = I
30 
 PORT fpga_0_SRAM_Mem_A_pin = fpga_0_SRAM_Mem_A, DIR = O, VEC = [9:29]
31 
 PORT fpga_0_SRAM_Mem_BEN_pin = fpga_0_SRAM_Mem_BEN, DIR = O, VEC = [0:3]
32 
 PORT fpga_0_SRAM_Mem_WEN_pin = fpga_0_SRAM_Mem_WEN, DIR = O
33 
 PORT fpga_0_SRAM_Mem_DQ_pin = fpga_0_SRAM_Mem_DQ, DIR = IO, VEC = [0:31]
34 
 PORT fpga_0_SRAM_Mem_OEN_pin = fpga_0_SRAM_Mem_OEN, DIR = O, VEC = [0:0]
35 
 PORT fpga_0_SRAM_Mem_CEN_pin = fpga_0_SRAM_Mem_CEN, DIR = O, VEC = [0:0]
36 
 PORT fpga_0_SRAM_Mem_ADV_LDN_pin = fpga_0_SRAM_Mem_ADV_LDN, DIR = O
37 
 PORT fpga_0_SRAM_CLOCK = sys_clk_s, DIR = O
38 
 PORT sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
39 
 PORT sys_rst_pin = sys_rst_s, DIR = I, RST_POLARITY = 0, SIGIS = RST
40 
 
41 
 
42 
BEGIN ppc405_virtex4
43 
 PARAMETER INSTANCE = ppc405_0
44 
 PARAMETER HW_VER = 2.01.a
45 
 PARAMETER C_FASTEST_PLB_CLOCK = DPLB0
46 
 PARAMETER C_APU_CONTROL = 0b0000000000000001
47 
 PARAMETER C_IDCR_BASEADDR = 0b0100000000
48 
 PARAMETER C_IDCR_HIGHADDR = 0b0111111111
49 
 BUS_INTERFACE JTAGPPC = jtagppc_0_0
50 
 BUS_INTERFACE IPLB0 = plb
51 
 BUS_INTERFACE DPLB0 = plb
52 
 BUS_INTERFACE RESETPPC = ppc_reset_bus
53 
 BUS_INTERFACE MFCB = fcb_v10_0
54 
 PORT CPMC405CLOCK = proc_clk_s
55 
 PORT EICC405EXTINPUTIRQ = EICC405EXTINPUTIRQ
56 
END
57 
 
58 
BEGIN jtagppc_cntlr
59 
 PARAMETER INSTANCE = jtagppc_0
60 
 PARAMETER HW_VER = 2.01.a
61 
 BUS_INTERFACE JTAGPPC0 = jtagppc_0_0
62 
END
63 
 
64 
BEGIN plb_v46
65 
 PARAMETER INSTANCE = plb
66 
 PARAMETER C_DCR_INTFCE = 0
67 
 PARAMETER C_NUM_CLK_PLB2OPB_REARB = 100
68 
 PARAMETER HW_VER = 1.02.a
69 
 PORT PLB_Clk = sys_clk_s
70 
 PORT SYS_Rst = sys_bus_reset
71 
END
72 
 
73 
BEGIN xps_uartlite
74 
 PARAMETER INSTANCE = RS232_Uart
75 
 PARAMETER HW_VER = 1.00.a
76 
 PARAMETER C_BAUDRATE = 9600
77 
 PARAMETER C_DATA_BITS = 8
78 
 PARAMETER C_ODD_PARITY = 0
79 
 PARAMETER C_USE_PARITY = 0
80 
 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000
81 
 PARAMETER C_BASEADDR = 0x84000000
82 
 PARAMETER C_HIGHADDR = 0x8400ffff
83 
 BUS_INTERFACE SPLB = plb
84 
 PORT RX = fpga_0_RS232_Uart_RX
85 
 PORT TX = fpga_0_RS232_Uart_TX
86 
 PORT Interrupt = RS232_Uart_Interrupt
87 
END
88 
 
89 
BEGIN xps_gpio
90 
 PARAMETER INSTANCE = LEDs_4Bit
91 
 PARAMETER HW_VER = 1.00.a
92 
 PARAMETER C_GPIO_WIDTH = 4
93 
 PARAMETER C_IS_DUAL = 0
94 
 PARAMETER C_IS_BIDIR = 1
95 
 PARAMETER C_ALL_INPUTS = 0
96 
 PARAMETER C_BASEADDR = 0x81400000
97 
 PARAMETER C_HIGHADDR = 0x8140ffff
98 
 BUS_INTERFACE SPLB = plb
99 
 PORT GPIO_IO = fpga_0_LEDs_4Bit_GPIO_IO
100 
END
101 
 
102 
BEGIN xps_gpio
103 
 PARAMETER INSTANCE = LEDs_Positions
104 
 PARAMETER HW_VER = 1.00.a
105 
 PARAMETER C_GPIO_WIDTH = 5
106 
 PARAMETER C_IS_DUAL = 0
107 
 PARAMETER C_IS_BIDIR = 1
108 
 PARAMETER C_ALL_INPUTS = 0
109 
 PARAMETER C_BASEADDR = 0x81420000
110 
 PARAMETER C_HIGHADDR = 0x8142ffff
111 
 BUS_INTERFACE SPLB = plb
112 
 PORT GPIO_IO = fpga_0_LEDs_Positions_GPIO_IO
113 
END
114 
 
115 
BEGIN xps_sysace
116 
 PARAMETER INSTANCE = SysACE_CompactFlash
117 
 PARAMETER HW_VER = 1.00.a
118 
 PARAMETER C_MEM_WIDTH = 16
119 
 PARAMETER C_BASEADDR = 0x83600000
120 
 PARAMETER C_HIGHADDR = 0x8360ffff
121 
 BUS_INTERFACE SPLB = plb
122 
 PORT SysACE_CLK = fpga_0_SysACE_CompactFlash_SysACE_CLK
123 
 PORT SysACE_MPA = fpga_0_SysACE_CompactFlash_SysACE_MPA & SysACE_CompactFlash_SysACE_MPA
124 
 PORT SysACE_MPD = fpga_0_SysACE_CompactFlash_SysACE_MPD
125 
 PORT SysACE_CEN = fpga_0_SysACE_CompactFlash_SysACE_CEN
126 
 PORT SysACE_OEN = fpga_0_SysACE_CompactFlash_SysACE_OEN
127 
 PORT SysACE_WEN = fpga_0_SysACE_CompactFlash_SysACE_WEN
128 
 PORT SysACE_MPIRQ = fpga_0_SysACE_CompactFlash_SysACE_MPIRQ
129 
END
130 
 
131 
BEGIN xps_mch_emc
132 
 PARAMETER INSTANCE = SRAM
133 
 PARAMETER HW_VER = 1.01.a
134 
 PARAMETER C_MCH_PLB_CLK_PERIOD_PS = 10000
135 
 PARAMETER C_NUM_BANKS_MEM = 1
136 
 PARAMETER C_MAX_MEM_WIDTH = 32
137 
 PARAMETER C_INCLUDE_NEGEDGE_IOREGS = 1
138 
 PARAMETER C_INCLUDE_DATAWIDTH_MATCHING_0 = 1
139 
 PARAMETER C_MEM0_WIDTH = 32
140 
 PARAMETER C_SYNCH_MEM_0 = 1
141 
 PARAMETER C_TCEDV_PS_MEM_0 = 0
142 
 PARAMETER C_TWC_PS_MEM_0 = 0
143 
 PARAMETER C_TAVDV_PS_MEM_0 = 0
144 
 PARAMETER C_TWP_PS_MEM_0 = 0
145 
 PARAMETER C_THZCE_PS_MEM_0 = 0
146 
 PARAMETER C_TLZWE_PS_MEM_0 = 0
147 
 PARAMETER C_MEM0_BASEADDR = 0xfff00000
148 
 PARAMETER C_MEM0_HIGHADDR = 0xffffffff
149 
 BUS_INTERFACE SPLB = plb
150 
 PORT Mem_A = fpga_0_SRAM_Mem_A_split
151 
 PORT Mem_BEN = fpga_0_SRAM_Mem_BEN
152 
 PORT Mem_WEN = fpga_0_SRAM_Mem_WEN
153 
 PORT Mem_DQ = fpga_0_SRAM_Mem_DQ
154 
 PORT Mem_OEN = fpga_0_SRAM_Mem_OEN
155 
 PORT Mem_CEN = fpga_0_SRAM_Mem_CEN
156 
 PORT Mem_ADV_LDN = fpga_0_SRAM_Mem_ADV_LDN
157 
 PORT RdClk = sys_clk_s
158 
END
159 
 
160 
BEGIN util_bus_split
161 
 PARAMETER INSTANCE = SRAM_util_bus_split_0
162 
 PARAMETER HW_VER = 1.00.a
163 
 PARAMETER C_SIZE_IN = 32
164 
 PARAMETER C_LEFT_POS = 9
165 
 PARAMETER C_SPLIT = 30
166 
 PORT Sig = fpga_0_SRAM_Mem_A_split
167 
 PORT Out1 = fpga_0_SRAM_Mem_A
168 
END
169 
 
170 
BEGIN clock_generator
171 
 PARAMETER INSTANCE = clock_generator_0
172 
 PARAMETER HW_VER = 2.01.a
173 
 PARAMETER C_EXT_RESET_HIGH = 1
174 
 PARAMETER C_CLKIN_FREQ = 100000000
175 
 PARAMETER C_CLKOUT0_FREQ = 200000000
176 
 PARAMETER C_CLKOUT0_BUF = TRUE
177 
 PARAMETER C_CLKOUT0_PHASE = 0
178 
 PARAMETER C_CLKOUT0_GROUP = NONE
179 
 PARAMETER C_CLKOUT1_FREQ = 100000000
180 
 PARAMETER C_CLKOUT1_BUF = TRUE
181 
 PARAMETER C_CLKOUT1_PHASE = 0
182 
 PARAMETER C_CLKOUT1_GROUP = NONE
183 
 PORT CLKOUT0 = proc_clk_s
184 
 PORT CLKOUT1 = sys_clk_s
185 
 PORT CLKIN = dcm_clk_s
186 
 PORT LOCKED = Dcm_all_locked
187 
 PORT RST = net_gnd
188 
END
189 
 
190 
BEGIN proc_sys_reset
191 
 PARAMETER INSTANCE = proc_sys_reset_0
192 
 PARAMETER HW_VER = 2.00.a
193 
 PARAMETER C_EXT_RESET_HIGH = 0
194 
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
195 
 PORT Slowest_sync_clk = sys_clk_s
196 
 PORT Dcm_locked = Dcm_all_locked
197 
 PORT Ext_Reset_In = sys_rst_s
198 
 PORT Bus_Struct_Reset = sys_bus_reset
199 
 PORT Peripheral_Reset = sys_periph_reset
200 
END
201 
 
202 
BEGIN xps_intc
203 
 PARAMETER INSTANCE = xps_intc_0
204 
 PARAMETER HW_VER = 1.00.a
205 
 PARAMETER C_BASEADDR = 0x81800000
206 
 PARAMETER C_HIGHADDR = 0x8180ffff
207 
 BUS_INTERFACE SPLB = plb
208 
 PORT Irq = EICC405EXTINPUTIRQ
209 
 PORT Intr = RS232_Uart_Interrupt
210 
END
211 
 
212 
BEGIN fcb_v10
213 
 PARAMETER INSTANCE = fcb_v10_0
214 
 PARAMETER HW_VER = 1.00.a
215 
 PORT FCB_CLK = proc_clk_s
216 
 PORT SYS_RST = sys_bus_reset
217 
END
218 
 
219 
BEGIN apu_fpu
220 
 PARAMETER INSTANCE = apu_fpu_0
221 
 PARAMETER HW_VER = 3.10.a
222 
 BUS_INTERFACE SFCB = fcb_v10_0
223 
 PORT FPU_CLK = sys_clk_s
224 
END
225 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.