OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [PPC440_Xilinx_Virtex5_GCC/] [RTOSDemo/] [RTOSDemo_linker_script.ld] - Blame information for rev 800

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 586 jeremybenn 
/*******************************************************************/
2 
/*                                                                 */
3 
/* This file is automatically generated by linker script generator.*/
4 
/*                                                                 */
5 
/* Version: Xilinx EDK 11.1 EDK_L.29.1                                */
6 
/*                                                                 */
7 
/* Copyright (c) 2004 Xilinx, Inc.  All rights reserved.           */
8 
/*                                                                 */
9 
/* Description : PowerPC440 Linker Script                          */
10 
/*                                                                 */
11 
/*******************************************************************/
12 
 
13 
_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : 0x400;
14 
_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : 0x400;
15 
 
16 
/* Define Memories in the system */
17 
 
18 
MEMORY
19 
{
20 
   DDR2_SDRAM_C_MEM_BASEADDR : ORIGIN = 0x00000000, LENGTH = 0x10000000
21 
   SRAM_C_MEM0_BASEADDR : ORIGIN = 0xF8000000, LENGTH = 0x00100000
22 
   xps_bram_if_cntlr_1 : ORIGIN = 0xFFFFE000, LENGTH = 0x00001F00
23 
}
24 
 
25 
/* Specify the default entry point to the program */
26 
 
27 
ENTRY(_boot)
28 
STARTUP(boot.o)
29 
 
30 
/* Define the sections, and where they are mapped in memory */
31 
 
32 
SECTIONS
33 
{
34 
.vectors : {
35 
   __vectors_start = .;
36 
   *(.vectors)
37 
   __vectors_end = .;
38 
} > SRAM_C_MEM0_BASEADDR
39 
 
40 
.text : {
41 
   *(.text)
42 
   *(.text.*)
43 
   *(.gnu.linkonce.t.*)
44 
} > SRAM_C_MEM0_BASEADDR
45 
 
46 
.init : {
47 
   KEEP (*(.init))
48 
} > SRAM_C_MEM0_BASEADDR
49 
 
50 
.fini : {
51 
   KEEP (*(.fini))
52 
} > SRAM_C_MEM0_BASEADDR
53 
 
54 
.rodata : {
55 
   __rodata_start = .;
56 
   *(.rodata)
57 
   *(.rodata.*)
58 
   *(.gnu.linkonce.r.*)
59 
   __rodata_end = .;
60 
} > SRAM_C_MEM0_BASEADDR
61 
 
62 
.rodata1 : {
63 
   __rodata1_start = .;
64 
   *(.rodata1)
65 
   *(.rodata1.*)
66 
   __rodata1_end = .;
67 
} > SRAM_C_MEM0_BASEADDR
68 
 
69 
.sdata2 : {
70 
   __sdata2_start = .;
71 
   *(.sdata2)
72 
   *(.sdata2.*)
73 
   *(.gnu.linkonce.s2.*)
74 
   __sdata2_end = .;
75 
} > SRAM_C_MEM0_BASEADDR
76 
 
77 
.sbss2 : {
78 
   __sbss2_start = .;
79 
   *(.sbss2)
80 
   *(.sbss2.*)
81 
   *(.gnu.linkonce.sb2.*)
82 
   __sbss2_end = .;
83 
} > SRAM_C_MEM0_BASEADDR
84 
 
85 
.data : {
86 
   __data_start = .;
87 
   *(.data)
88 
   *(.data.*)
89 
   *(.gnu.linkonce.d.*)
90 
   __data_end = .;
91 
} > SRAM_C_MEM0_BASEADDR
92 
 
93 
.data1 : {
94 
   __data1_start = .;
95 
   *(.data1)
96 
   *(.data1.*)
97 
   __data1_end = .;
98 
} > SRAM_C_MEM0_BASEADDR
99 
 
100 
.got : {
101 
   *(.got)
102 
} > SRAM_C_MEM0_BASEADDR
103 
 
104 
.got1 : {
105 
   *(.got1)
106 
} > SRAM_C_MEM0_BASEADDR
107 
 
108 
.got2 : {
109 
   *(.got2)
110 
} > SRAM_C_MEM0_BASEADDR
111 
 
112 
.ctors : {
113 
   __CTOR_LIST__ = .;
114 
   ___CTORS_LIST___ = .;
115 
   KEEP (*crtbegin.o(.ctors))
116 
   KEEP (*(EXCLUDE_FILE(*crtend.o) .ctors))
117 
   KEEP (*(SORT(.ctors.*)))
118 
   KEEP (*(.ctors))
119 
   __CTOR_END__ = .;
120 
   ___CTORS_END___ = .;
121 
} > SRAM_C_MEM0_BASEADDR
122 
 
123 
.dtors : {
124 
   __DTOR_LIST__ = .;
125 
   ___DTORS_LIST___ = .;
126 
   KEEP (*crtbegin.o(.dtors))
127 
   KEEP (*(EXCLUDE_FILE(*crtend.o) .dtors))
128 
   KEEP (*(SORT(.dtors.*)))
129 
   KEEP (*(.dtors))
130 
   __DTOR_END__ = .;
131 
   ___DTORS_END___ = .;
132 
} > SRAM_C_MEM0_BASEADDR
133 
 
134 
.fixup : {
135 
   __fixup_start = .;
136 
   *(.fixup)
137 
   __fixup_end = .;
138 
} > SRAM_C_MEM0_BASEADDR
139 
 
140 
.eh_frame : {
141 
   *(.eh_frame)
142 
} > SRAM_C_MEM0_BASEADDR
143 
 
144 
.jcr : {
145 
   *(.jcr)
146 
} > SRAM_C_MEM0_BASEADDR
147 
 
148 
.gcc_except_table : {
149 
   *(.gcc_except_table)
150 
} > SRAM_C_MEM0_BASEADDR
151 
 
152 
.sdata : {
153 
   __sdata_start = .;
154 
   *(.sdata)
155 
   *(.sdata.*)
156 
   *(.gnu.linkonce.s.*)
157 
   __sdata_end = .;
158 
} > SRAM_C_MEM0_BASEADDR
159 
 
160 
.sbss : {
161 
   __sbss_start = .;
162 
   *(.sbss)
163 
   *(.sbss.*)
164 
   *(.gnu.linkonce.sb.*)
165 
   *(.scommon)
166 
   __sbss_end = .;
167 
} > SRAM_C_MEM0_BASEADDR
168 
 
169 
.tdata : {
170 
   __tdata_start = .;
171 
   *(.tdata)
172 
   *(.tdata.*)
173 
   *(.gnu.linkonce.td.*)
174 
   __tdata_end = .;
175 
} > SRAM_C_MEM0_BASEADDR
176 
 
177 
.tbss : {
178 
   __tbss_start = .;
179 
   *(.tbss)
180 
   *(.tbss.*)
181 
   *(.gnu.linkonce.tb.*)
182 
   __tbss_end = .;
183 
} > SRAM_C_MEM0_BASEADDR
184 
 
185 
.bss : {
186 
   __bss_start = .;
187 
   *(.bss)
188 
   *(.bss.*)
189 
   *(.gnu.linkonce.b.*)
190 
   *(COMMON)
191 
   . = ALIGN(4);
192 
   __bss_end = .;
193 
} > SRAM_C_MEM0_BASEADDR
194 
 
195 
.boot0 0xFFFFFF00 : {
196 
   __boot0_start = .;
197 
   *(.boot0)
198 
   __boot0_end = .;
199 
}
200 
 
201 
.boot 0xFFFFFFFC : {
202 
   __boot_start = .;
203 
   *(.boot)
204 
   __boot_end = .;
205 
}
206 
 
207 
/* Generate Stack and Heap Sections */
208 
 
209 
.stack : {
210 
   _stack_end = .;
211 
   . += _STACK_SIZE;
212 
   . = ALIGN(16);
213 
   __stack = .;
214 
} > SRAM_C_MEM0_BASEADDR
215 
 
216 
.heap : {
217 
   . = ALIGN(16);
218 
   _heap_start = .;
219 
   . += _HEAP_SIZE;
220 
   . = ALIGN(16);
221 
   _heap_end = .;
222 
   _end = .;
223 
} > SRAM_C_MEM0_BASEADDR
224 
 
225 
}
226 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.