| 1 |
585 |
jeremybenn |
/*
|
| 2 |
|
|
FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
|
| 3 |
|
|
|
| 4 |
|
|
***************************************************************************
|
| 5 |
|
|
* *
|
| 6 |
|
|
* If you are: *
|
| 7 |
|
|
* *
|
| 8 |
|
|
* + New to FreeRTOS, *
|
| 9 |
|
|
* + Wanting to learn FreeRTOS or multitasking in general quickly *
|
| 10 |
|
|
* + Looking for basic training, *
|
| 11 |
|
|
* + Wanting to improve your FreeRTOS skills and productivity *
|
| 12 |
|
|
* *
|
| 13 |
|
|
* then take a look at the FreeRTOS books - available as PDF or paperback *
|
| 14 |
|
|
* *
|
| 15 |
|
|
* "Using the FreeRTOS Real Time Kernel - a Practical Guide" *
|
| 16 |
|
|
* http://www.FreeRTOS.org/Documentation *
|
| 17 |
|
|
* *
|
| 18 |
|
|
* A pdf reference manual is also available. Both are usually delivered *
|
| 19 |
|
|
* to your inbox within 20 minutes to two hours when purchased between 8am *
|
| 20 |
|
|
* and 8pm GMT (although please allow up to 24 hours in case of *
|
| 21 |
|
|
* exceptional circumstances). Thank you for your support! *
|
| 22 |
|
|
* *
|
| 23 |
|
|
***************************************************************************
|
| 24 |
|
|
|
| 25 |
|
|
This file is part of the FreeRTOS distribution.
|
| 26 |
|
|
|
| 27 |
|
|
FreeRTOS is free software; you can redistribute it and/or modify it under
|
| 28 |
|
|
the terms of the GNU General Public License (version 2) as published by the
|
| 29 |
|
|
Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
|
| 30 |
|
|
***NOTE*** The exception to the GPL is included to allow you to distribute
|
| 31 |
|
|
a combined work that includes FreeRTOS without being obliged to provide the
|
| 32 |
|
|
source code for proprietary components outside of the FreeRTOS kernel.
|
| 33 |
|
|
FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
|
| 34 |
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 35 |
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
| 36 |
|
|
more details. You should have received a copy of the GNU General Public
|
| 37 |
|
|
License and the FreeRTOS license exception along with FreeRTOS; if not it
|
| 38 |
|
|
can be viewed here: http://www.freertos.org/a00114.html and also obtained
|
| 39 |
|
|
by writing to Richard Barry, contact details for whom are available on the
|
| 40 |
|
|
FreeRTOS WEB site.
|
| 41 |
|
|
|
| 42 |
|
|
1 tab == 4 spaces!
|
| 43 |
|
|
|
| 44 |
|
|
http://www.FreeRTOS.org - Documentation, latest information, license and
|
| 45 |
|
|
contact details.
|
| 46 |
|
|
|
| 47 |
|
|
http://www.SafeRTOS.com - A version that is certified for use in safety
|
| 48 |
|
|
critical systems.
|
| 49 |
|
|
|
| 50 |
|
|
http://www.OpenRTOS.com - Commercial support, development, porting,
|
| 51 |
|
|
licensing and training services.
|
| 52 |
|
|
*/
|
| 53 |
|
|
|
| 54 |
|
|
/*
|
| 55 |
|
|
* This file contains the non-portable and therefore RX62N specific parts of
|
| 56 |
|
|
* the IntQueue standard demo task - namely the configuration of the timers
|
| 57 |
|
|
* that generate the interrupts and the interrupt entry points.
|
| 58 |
|
|
*/
|
| 59 |
|
|
|
| 60 |
|
|
/* Scheduler includes. */
|
| 61 |
|
|
#include "FreeRTOS.h"
|
| 62 |
|
|
#include "task.h"
|
| 63 |
|
|
|
| 64 |
|
|
/* Demo includes. */
|
| 65 |
|
|
#include "IntQueueTimer.h"
|
| 66 |
|
|
#include "IntQueue.h"
|
| 67 |
|
|
|
| 68 |
|
|
/* Hardware specifics. */
|
| 69 |
|
|
#include "iodefine.h"
|
| 70 |
|
|
|
| 71 |
|
|
#define tmrTIMER_0_1_FREQUENCY ( 2000UL )
|
| 72 |
|
|
#define tmrTIMER_2_3_FREQUENCY ( 2001UL )
|
| 73 |
|
|
|
| 74 |
|
|
/* Handlers for the two timers used. See the documentation page
|
| 75 |
|
|
for this port on http://www.FreeRTOS.org for more information on writing
|
| 76 |
|
|
interrupt handlers. */
|
| 77 |
|
|
void vT0_1_ISR_Handler( void ) __attribute((interrupt));
|
| 78 |
|
|
void vT2_3_ISR_Handler( void ) __attribute((interrupt));
|
| 79 |
|
|
|
| 80 |
|
|
void vInitialiseTimerForIntQueueTest( void )
|
| 81 |
|
|
{
|
| 82 |
|
|
/* Ensure interrupts do not start until full configuration is complete. */
|
| 83 |
|
|
portENTER_CRITICAL();
|
| 84 |
|
|
{
|
| 85 |
|
|
/* Cascade two 8bit timer channels to generate the interrupts.
|
| 86 |
|
|
8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are
|
| 87 |
|
|
utilised for this test. */
|
| 88 |
|
|
|
| 89 |
|
|
/* Enable the timers. */
|
| 90 |
|
|
SYSTEM.MSTPCRA.BIT.MSTPA5 = 0;
|
| 91 |
|
|
SYSTEM.MSTPCRA.BIT.MSTPA4 = 0;
|
| 92 |
|
|
|
| 93 |
|
|
/* Enable compare match A interrupt request. */
|
| 94 |
|
|
TMR0.TCR.BIT.CMIEA = 1;
|
| 95 |
|
|
TMR2.TCR.BIT.CMIEA = 1;
|
| 96 |
|
|
|
| 97 |
|
|
/* Clear the timer on compare match A. */
|
| 98 |
|
|
TMR0.TCR.BIT.CCLR = 1;
|
| 99 |
|
|
TMR2.TCR.BIT.CCLR = 1;
|
| 100 |
|
|
|
| 101 |
|
|
/* Set the compare match value. */
|
| 102 |
|
|
TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
|
| 103 |
|
|
TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
|
| 104 |
|
|
|
| 105 |
|
|
/* 16 bit operation ( count from timer 1,2 ). */
|
| 106 |
|
|
TMR0.TCCR.BIT.CSS = 3;
|
| 107 |
|
|
TMR2.TCCR.BIT.CSS = 3;
|
| 108 |
|
|
|
| 109 |
|
|
/* Use PCLK as the input. */
|
| 110 |
|
|
TMR1.TCCR.BIT.CSS = 1;
|
| 111 |
|
|
TMR3.TCCR.BIT.CSS = 1;
|
| 112 |
|
|
|
| 113 |
|
|
/* Divide PCLK by 8. */
|
| 114 |
|
|
TMR1.TCCR.BIT.CKS = 2;
|
| 115 |
|
|
TMR3.TCCR.BIT.CKS = 2;
|
| 116 |
|
|
|
| 117 |
|
|
/* Enable TMR 0, 2 interrupts. */
|
| 118 |
|
|
IEN( TMR0, CMIA0 ) = 1;
|
| 119 |
|
|
IEN( TMR2, CMIA2 ) = 1;
|
| 120 |
|
|
|
| 121 |
|
|
/* Set the timer interrupts to be above the kernel. The interrupts are
|
| 122 |
|
|
assigned different priorities so they nest with each other. */
|
| 123 |
|
|
IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1;
|
| 124 |
|
|
IPR( TMR2, CMIA2 ) = ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 2 );
|
| 125 |
|
|
}
|
| 126 |
|
|
portEXIT_CRITICAL();
|
| 127 |
|
|
|
| 128 |
|
|
/* Ensure the interrupts are clear as they are edge detected. */
|
| 129 |
|
|
IR( TMR0, CMIA0 ) = 0;
|
| 130 |
|
|
IR( TMR2, CMIA2 ) = 0;
|
| 131 |
|
|
}
|
| 132 |
|
|
/*-----------------------------------------------------------*/
|
| 133 |
|
|
|
| 134 |
|
|
void vT0_1_ISR_Handler( void )
|
| 135 |
|
|
{
|
| 136 |
|
|
/* Re-enabled interrupts. */
|
| 137 |
|
|
__asm volatile( "SETPSW I" );
|
| 138 |
|
|
|
| 139 |
|
|
/* Call the handler that is part of the common code - this is where the
|
| 140 |
|
|
non-portable code ends and the actual test is performed. */
|
| 141 |
|
|
portYIELD_FROM_ISR( xFirstTimerHandler() );
|
| 142 |
|
|
}
|
| 143 |
|
|
/*-----------------------------------------------------------*/
|
| 144 |
|
|
|
| 145 |
|
|
void vT2_3_ISR_Handler( void )
|
| 146 |
|
|
{
|
| 147 |
|
|
/* Re-enabled interrupts. */
|
| 148 |
|
|
__asm volatile( "SETPSW I" );
|
| 149 |
|
|
|
| 150 |
|
|
/* Call the handler that is part of the common code - this is where the
|
| 151 |
|
|
non-portable code ends and the actual test is performed. */
|
| 152 |
|
|
portYIELD_FROM_ISR( xSecondTimerHandler() );
|
| 153 |
|
|
}
|
| 154 |
|
|
/*-----------------------------------------------------------*/
|
| 155 |
|
|
|
| 156 |
|
|
|
| 157 |
|
|
|
| 158 |
|
|
|
| 159 |
|
|
|
| 160 |
|
|
|