OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [RX600_RX62N-RDK_Renesas/] [RTOSDemo/] [Renesas-Files/] [lowlvl.src] - Blame information for rev 585

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 585 jeremybenn
 
2
; Comment out the orginal code
3
                .IF     0
4
 
5
;------------------------------------------------------------------------
6
;                                                                       |
7
;   FILE        :lowlvl.src                                             |
8
;   DATE        :Wed, Jun 16, 2010                                      |
9
;   DESCRIPTION :Program of Low level                                   |
10
;   CPU TYPE    :Other                                                  |
11
;                                                                       |
12
;   This file is generated by Renesas Project Generator (Ver.4.50).     |
13
;   NOTE:THIS IS A TYPICAL EXAMPLE.                                     |
14
;                                                                       |
15
;------------------------------------------------------------------------
16
 
17
 
18
         .GLB    _charput
19
         .GLB    _charget
20
 
21
SIM_IO   .EQU 0h
22
 
23
         .SECTION   P,CODE
24
;-----------------------------------------------------------------------
25
;  _charput:
26
;-----------------------------------------------------------------------
27
_charput:
28
         MOV.L      #IO_BUF,R2
29
         MOV.B      R1,[R2]
30
         MOV.L      #1220000h,R1
31
         MOV.L      #PARM,R3
32
         MOV.L      R2,[R3]
33
         MOV.L      R3,R2
34
         MOV.L      #SIM_IO,R3
35
         JSR        R3
36
         RTS
37
 
38
;-----------------------------------------------------------------------
39
;  _charget:
40
;-----------------------------------------------------------------------
41
_charget:
42
        MOV.L       #1210000h,R1
43
        MOV.L       #IO_BUF,R2
44
        MOV.L       #PARM,R3
45
        MOV.L       R2,[R3]
46
        MOV.L       R3,R2
47
        MOV.L       #SIM_IO,R3
48
        JSR         R3
49
        MOV.L       #IO_BUF,R2
50
        MOVU.B      [R2],R1
51
        RTS
52
 
53
;-----------------------------------------------------------------------
54
;  I/O Buffer
55
;-----------------------------------------------------------------------
56
         .SECTION  B,DATA,ALIGN=4
57
PARM:    .BLKL     1
58
         .SECTION  B_1,DATA
59
IO_BUF:  .BLKB     1
60
;         .END                          ; Commented out for conditional assembly
61
 
62
; Code below is for debug console
63
                .ELSE
64
 
65
;-----------------------------------------------------------------------
66
;
67
; FILE :lowlvl.src
68
; DATE :Wed, Jul 01, 2009
69
; DESCRIPTION :Program of Low level
70
; CPU TYPE :RX
71
;
72
;-----------------------------------------------------------------------
73
                .GLB    _charput
74
                .GLB    _charget
75
 
76
FC2E0           .EQU    00084080h
77
FE2C0           .EQU    00084090h
78
DBGSTAT         .EQU    000840C0h
79
RXFL0EN         .EQU    00001000h
80
TXFL0EN         .EQU    00000100h
81
 
82
                .SECTION P,CODE
83
 
84
;-----------------------------------------------------------------------
85
; _charput:
86
;-----------------------------------------------------------------------
87
_charput:
88
                .STACK  _charput = 00000000h
89
__C2ESTART:     MOV.L   #TXFL0EN,R3
90
                MOV.L   #DBGSTAT,R4
91
__TXLOOP:       MOV.L   [R4],R5
92
                AND     R3,R5
93
                BNZ     __TXLOOP
94
__WRITEFC2E0:   MOV.L   #FC2E0,R2
95
                MOV.L   R1,[R2]
96
__CHARPUTEXIT:  RTS
97
 
98
;-----------------------------------------------------------------------
99
; _charget:
100
;-----------------------------------------------------------------------
101
_charget:
102
                .STACK  _charget = 00000000h
103
__E2CSTART:     MOV.L   #RXFL0EN,R3
104
                MOV.L   #DBGSTAT,R4
105
__RXLOOP:       MOV.L   [R4],R5
106
                AND     R3,R5
107
                BZ      __RXLOOP
108
__READFE2C0:    MOV.L   #FE2C0,R2
109
                MOV.L   [R2],R1
110
__CHARGETEXIT:  RTS
111
 
112
;-----------------------------------------------------------------------
113
 
114
; End of conditional code
115
                .ENDIF
116
 
117
                .END
118
 
119
 
120
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.