OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [RX600_RX62N-RDK_Renesas/] [RTOSDemo/] [Renesas-Files/] [vecttbl.c] - Blame information for rev 596

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 585 jeremybenn 
/***********************************************************************/
2 
/*                                                                     */
3 
/*  FILE        :vecttbl.c                                             */
4 
/*  DATE        :Wed, Aug 11, 2010                                     */
5 
/*  DESCRIPTION :Initialize of Vector Table                            */
6 
/*  CPU TYPE    :Other                                                 */
7 
/*                                                                     */
8 
/*  This file is generated by Renesas Project Generator (Ver.4.50).    */
9 
/*  NOTE:THIS IS A TYPICAL EXAMPLE.                                    */
10 
/*                                                                     */
11 
/***********************************************************************/
12 
 
13 
 
14 
 
15 
/*********************************************************************
16 
*
17 
* Device     : RX/RX600
18 
*
19 
* File Name  : vecttbl.c
20 
*
21 
* Abstract   : Initialize of Vector Table.
22 
*
23 
* History    : 1.00  (2009-08-07)
24 
*
25 
* NOTE       : THIS IS A TYPICAL EXAMPLE.
26 
*
27 
* Copyright(c) 2009 Renesas Technology Corp.
28 
*               And Renesas Solutions Corp.,All Rights Reserved.
29 
*
30 
*********************************************************************/
31 
 
32 
#include "vect.h"
33 
 
34 
#pragma section C FIXEDVECT
35 
 
36 
void* const Fixed_Vectors[] = {
37 
//;0xffffffd0  Exception(Supervisor Instruction)
38 
    (void*) Excep_SuperVisorInst,
39 
//;0xffffffd4  Reserved
40 
    Dummy,
41 
//;0xffffffd8  Reserved
42 
    Dummy,
43 
//;0xffffffdc  Exception(Undefined Instruction)
44 
    (void*) Excep_UndefinedInst,
45 
//;0xffffffe0  Reserved
46 
    Dummy,
47 
//;0xffffffe4  Exception(Floating Point)
48 
    (void*) Excep_FloatingPoint,
49 
//;0xffffffe8  Reserved
50 
    Dummy,
51 
//;0xffffffec  Reserved
52 
    Dummy,
53 
//;0xfffffff0  Reserved
54 
    Dummy,
55 
//;0xfffffff4  Reserved
56 
    Dummy,
57 
//;0xfffffff8  NMI
58 
    (void*) NonMaskableInterrupt,
59 
//;0xfffffffc  RESET
60 
//;<<VECTOR DATA START (POWER ON RESET)>>
61 
//;Power On Reset PC
62 
PowerON_Reset_PC
63 
//;<<VECTOR DATA END (POWER ON RESET)>>
64 
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.