1 |
585 |
jeremybenn |
/*
|
2 |
|
|
FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
|
3 |
|
|
|
4 |
|
|
***************************************************************************
|
5 |
|
|
* *
|
6 |
|
|
* If you are: *
|
7 |
|
|
* *
|
8 |
|
|
* + New to FreeRTOS, *
|
9 |
|
|
* + Wanting to learn FreeRTOS or multitasking in general quickly *
|
10 |
|
|
* + Looking for basic training, *
|
11 |
|
|
* + Wanting to improve your FreeRTOS skills and productivity *
|
12 |
|
|
* *
|
13 |
|
|
* then take a look at the FreeRTOS books - available as PDF or paperback *
|
14 |
|
|
* *
|
15 |
|
|
* "Using the FreeRTOS Real Time Kernel - a Practical Guide" *
|
16 |
|
|
* http://www.FreeRTOS.org/Documentation *
|
17 |
|
|
* *
|
18 |
|
|
* A pdf reference manual is also available. Both are usually delivered *
|
19 |
|
|
* to your inbox within 20 minutes to two hours when purchased between 8am *
|
20 |
|
|
* and 8pm GMT (although please allow up to 24 hours in case of *
|
21 |
|
|
* exceptional circumstances). Thank you for your support! *
|
22 |
|
|
* *
|
23 |
|
|
***************************************************************************
|
24 |
|
|
|
25 |
|
|
This file is part of the FreeRTOS distribution.
|
26 |
|
|
|
27 |
|
|
FreeRTOS is free software; you can redistribute it and/or modify it under
|
28 |
|
|
the terms of the GNU General Public License (version 2) as published by the
|
29 |
|
|
Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
|
30 |
|
|
***NOTE*** The exception to the GPL is included to allow you to distribute
|
31 |
|
|
a combined work that includes FreeRTOS without being obliged to provide the
|
32 |
|
|
source code for proprietary components outside of the FreeRTOS kernel.
|
33 |
|
|
FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
|
34 |
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
35 |
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
36 |
|
|
more details. You should have received a copy of the GNU General Public
|
37 |
|
|
License and the FreeRTOS license exception along with FreeRTOS; if not it
|
38 |
|
|
can be viewed here: http://www.freertos.org/a00114.html and also obtained
|
39 |
|
|
by writing to Richard Barry, contact details for whom are available on the
|
40 |
|
|
FreeRTOS WEB site.
|
41 |
|
|
|
42 |
|
|
1 tab == 4 spaces!
|
43 |
|
|
|
44 |
|
|
http://www.FreeRTOS.org - Documentation, latest information, license and
|
45 |
|
|
contact details.
|
46 |
|
|
|
47 |
|
|
http://www.SafeRTOS.com - A version that is certified for use in safety
|
48 |
|
|
critical systems.
|
49 |
|
|
|
50 |
|
|
http://www.OpenRTOS.com - Commercial support, development, porting,
|
51 |
|
|
licensing and training services.
|
52 |
|
|
*/
|
53 |
|
|
|
54 |
|
|
/*
|
55 |
|
|
* This file contains the non-portable and therefore RX62N specific parts of
|
56 |
|
|
* the IntQueue standard demo task - namely the configuration of the timers
|
57 |
|
|
* that generate the interrupts and the interrupt entry points.
|
58 |
|
|
*/
|
59 |
|
|
|
60 |
|
|
/* Scheduler includes. */
|
61 |
|
|
#include "FreeRTOS.h"
|
62 |
|
|
#include "task.h"
|
63 |
|
|
|
64 |
|
|
/* Demo includes. */
|
65 |
|
|
#include "IntQueueTimer.h"
|
66 |
|
|
#include "IntQueue.h"
|
67 |
|
|
|
68 |
|
|
/* Hardware specifics. */
|
69 |
|
|
#include "iodefine.h"
|
70 |
|
|
|
71 |
|
|
#define tmrTIMER_0_1_FREQUENCY ( 2000UL )
|
72 |
|
|
#define tmrTIMER_2_3_FREQUENCY ( 2001UL )
|
73 |
|
|
|
74 |
|
|
void vInitialiseTimerForIntQueueTest( void )
|
75 |
|
|
{
|
76 |
|
|
/* Ensure interrupts do not start until full configuration is complete. */
|
77 |
|
|
portENTER_CRITICAL();
|
78 |
|
|
{
|
79 |
|
|
/* Cascade two 8bit timer channels to generate the interrupts.
|
80 |
|
|
8bit timer unit 1 (TMR0 and TMR1) and 8bit timer unit 2 (TMR2 and TMR3 are
|
81 |
|
|
utilised for this test. */
|
82 |
|
|
|
83 |
|
|
/* Enable the timers. */
|
84 |
|
|
SYSTEM.MSTPCRA.BIT.MSTPA5 = 0;
|
85 |
|
|
SYSTEM.MSTPCRA.BIT.MSTPA4 = 0;
|
86 |
|
|
|
87 |
|
|
/* Enable compare match A interrupt request. */
|
88 |
|
|
TMR0.TCR.BIT.CMIEA = 1;
|
89 |
|
|
TMR2.TCR.BIT.CMIEA = 1;
|
90 |
|
|
|
91 |
|
|
/* Clear the timer on compare match A. */
|
92 |
|
|
TMR0.TCR.BIT.CCLR = 1;
|
93 |
|
|
TMR2.TCR.BIT.CCLR = 1;
|
94 |
|
|
|
95 |
|
|
/* Set the compare match value. */
|
96 |
|
|
TMR01.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
|
97 |
|
|
TMR23.TCORA = ( unsigned short ) ( ( ( configPERIPHERAL_CLOCK_HZ / tmrTIMER_0_1_FREQUENCY ) -1 ) / 8 );
|
98 |
|
|
|
99 |
|
|
/* 16 bit operation ( count from timer 1,2 ). */
|
100 |
|
|
TMR0.TCCR.BIT.CSS = 3;
|
101 |
|
|
TMR2.TCCR.BIT.CSS = 3;
|
102 |
|
|
|
103 |
|
|
/* Use PCLK as the input. */
|
104 |
|
|
TMR1.TCCR.BIT.CSS = 1;
|
105 |
|
|
TMR3.TCCR.BIT.CSS = 1;
|
106 |
|
|
|
107 |
|
|
/* Divide PCLK by 8. */
|
108 |
|
|
TMR1.TCCR.BIT.CKS = 2;
|
109 |
|
|
TMR3.TCCR.BIT.CKS = 2;
|
110 |
|
|
|
111 |
|
|
/* Enable TMR 0, 2 interrupts. */
|
112 |
|
|
IEN( TMR0, CMIA0 ) = 1;
|
113 |
|
|
IEN( TMR2, CMIA2 ) = 1;
|
114 |
|
|
|
115 |
|
|
/* Set the timer interrupts to be above the kernel. The interrupts are
|
116 |
|
|
assigned different priorities so they nest with each other. */
|
117 |
|
|
IPR( TMR0, CMIA0 ) = configMAX_SYSCALL_INTERRUPT_PRIORITY - 1;
|
118 |
|
|
IPR( TMR2, CMIA2 ) = ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 2 );
|
119 |
|
|
}
|
120 |
|
|
portEXIT_CRITICAL();
|
121 |
|
|
|
122 |
|
|
/* Ensure the interrupts are clear as they are edge detected. */
|
123 |
|
|
IR( TMR0, CMIA0 ) = 0;
|
124 |
|
|
IR( TMR2, CMIA2 ) = 0;
|
125 |
|
|
}
|
126 |
|
|
/*-----------------------------------------------------------*/
|
127 |
|
|
|
128 |
|
|
#pragma interrupt ( vT0_1InterruptHandler( vect = VECT_TMR0_CMIA0, enable ) )
|
129 |
|
|
void vT0_1InterruptHandler( void )
|
130 |
|
|
{
|
131 |
|
|
portYIELD_FROM_ISR( xFirstTimerHandler() );
|
132 |
|
|
}
|
133 |
|
|
/*-----------------------------------------------------------*/
|
134 |
|
|
|
135 |
|
|
#pragma interrupt ( vT2_3InterruptHandler( vect = VECT_TMR2_CMIA2, enable ) )
|
136 |
|
|
void vT2_3InterruptHandler( void )
|
137 |
|
|
{
|
138 |
|
|
portYIELD_FROM_ISR( xSecondTimerHandler() );
|
139 |
|
|
}
|
140 |
|
|
|
141 |
|
|
|
142 |
|
|
|
143 |
|
|
|