OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [RX600_RX62N-RSK_Renesas/] [RTOSDemo/] [include/] [vect.h] - Blame information for rev 799

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 585 jeremybenn
/***********************************************************************/
2
/*                                                                     */
3
/*  FILE        :vect.h                                                */
4
/*  DATE        :Wed, Aug 11, 2010                                     */
5
/*  DESCRIPTION :Definition of Vector                                  */
6
/*  CPU TYPE    :Other                                                 */
7
/*                                                                     */
8
/*  This file is generated by Renesas Project Generator (Ver.4.50).    */
9
/*  NOTE:THIS IS A TYPICAL EXAMPLE.                                    */
10
/*                                                                     */
11
/***********************************************************************/
12
 
13
 
14
 
15
/*********************************************************************
16
*
17
* Device     : RX/RX600
18
*
19
* File Name  : vect.h
20
*
21
* Abstract   : Definition of Vector.
22
*
23
* History    : 1.00  (2009-08-07)
24
*
25
* NOTE       : THIS IS A TYPICAL EXAMPLE.
26
*
27
* Copyright(c) 2009 Renesas Technology Corp.
28
*               And Renesas Solutions Corp.,All Rights Reserved.
29
*
30
*********************************************************************/
31
 
32
// Exception(Supervisor Instruction)
33
#pragma interrupt (Excep_SuperVisorInst)
34
void Excep_SuperVisorInst(void);
35
 
36
// Exception(Undefined Instruction)
37
#pragma interrupt (Excep_UndefinedInst)
38
void Excep_UndefinedInst(void);
39
 
40
// Exception(Floating Point)
41
#pragma interrupt (Excep_FloatingPoint)
42
void Excep_FloatingPoint(void);
43
 
44
// NMI
45
#pragma interrupt (NonMaskableInterrupt)
46
void NonMaskableInterrupt(void);
47
 
48
// Dummy
49
#pragma interrupt (Dummy)
50
void Dummy(void);
51
 
52
// BRK
53
#pragma interrupt (Excep_BRK(vect=0))
54
void Excep_BRK(void);
55
 
56
//;<<VECTOR DATA START (POWER ON RESET)>>
57
//;Power On Reset PC
58
extern void PowerON_Reset_PC(void);
59
//;<<VECTOR DATA END (POWER ON RESET)>>
60
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.