| 1 |
585 |
jeremybenn |
#ifndef lpc210x_h
|
| 2 |
|
|
#define lpc210x_h
|
| 3 |
|
|
/*******************************************************************************
|
| 4 |
|
|
lpc210x.h - Register defs for Philips LPC210X: LPC2104, LPC2105 and LPC2106
|
| 5 |
|
|
|
| 6 |
|
|
|
| 7 |
|
|
THE SOFTWARE IS DELIVERED "AS IS" WITHOUT WARRANTY OR CONDITION OF ANY KIND,
|
| 8 |
|
|
EITHER EXPRESS, IMPLIED OR STATUTORY. THIS INCLUDES WITHOUT LIMITATION ANY
|
| 9 |
|
|
WARRANTY OR CONDITION WITH RESPECT TO MERCHANTABILITY OR FITNESS FOR ANY
|
| 10 |
|
|
PARTICULAR PURPOSE, OR AGAINST THE INFRINGEMENTS OF INTELLECTUAL PROPERTY RIGHTS
|
| 11 |
|
|
OF OTHERS.
|
| 12 |
|
|
|
| 13 |
|
|
This file may be freely used for commercial and non-commercial applications,
|
| 14 |
|
|
including being redistributed with any tools.
|
| 15 |
|
|
|
| 16 |
|
|
If you find a problem with the file, please report it so that it can be fixed.
|
| 17 |
|
|
|
| 18 |
|
|
Created by Sten Larsson (sten_larsson at yahoo com)
|
| 19 |
|
|
|
| 20 |
|
|
Edited by Richard Barry.
|
| 21 |
|
|
*******************************************************************************/
|
| 22 |
|
|
|
| 23 |
|
|
#define REG8 (volatile unsigned char*)
|
| 24 |
|
|
#define REG16 (volatile unsigned short*)
|
| 25 |
|
|
#define REG32 (volatile unsigned int*)
|
| 26 |
|
|
|
| 27 |
|
|
|
| 28 |
|
|
/*##############################################################################
|
| 29 |
|
|
## MISC
|
| 30 |
|
|
##############################################################################*/
|
| 31 |
|
|
|
| 32 |
|
|
/* Constants for data to put in IRQ/FIQ Exception Vectors */
|
| 33 |
|
|
#define VECTDATA_IRQ 0xE51FFFF0 /* LDR PC,[PC,#-0xFF0] */
|
| 34 |
|
|
#define VECTDATA_FIQ /* __TODO */
|
| 35 |
|
|
|
| 36 |
|
|
|
| 37 |
|
|
/*##############################################################################
|
| 38 |
|
|
## VECTORED INTERRUPT CONTROLLER
|
| 39 |
|
|
##############################################################################*/
|
| 40 |
|
|
|
| 41 |
|
|
#define VICIRQStatus (*(REG32 (0xFFFFF000)))
|
| 42 |
|
|
#define VICFIQStatus (*(REG32 (0xFFFFF004)))
|
| 43 |
|
|
#define VICRawIntr (*(REG32 (0xFFFFF008)))
|
| 44 |
|
|
#define VICIntSelect (*(REG32 (0xFFFFF00C)))
|
| 45 |
|
|
#define VICIntEnable (*(REG32 (0xFFFFF010)))
|
| 46 |
|
|
#define VICIntEnClear (*(REG32 (0xFFFFF014)))
|
| 47 |
|
|
#define VICSoftInt (*(REG32 (0xFFFFF018)))
|
| 48 |
|
|
#define VICSoftIntClear (*(REG32 (0xFFFFF01C)))
|
| 49 |
|
|
#define VICProtection (*(REG32 (0xFFFFF020)))
|
| 50 |
|
|
#define VICVectAddr (*(REG32 (0xFFFFF030)))
|
| 51 |
|
|
#define VICDefVectAddr (*(REG32 (0xFFFFF034)))
|
| 52 |
|
|
|
| 53 |
|
|
#define VICVectAddr0 (*(REG32 (0xFFFFF100)))
|
| 54 |
|
|
#define VICVectAddr1 (*(REG32 (0xFFFFF104)))
|
| 55 |
|
|
#define VICVectAddr2 (*(REG32 (0xFFFFF108)))
|
| 56 |
|
|
#define VICVectAddr3 (*(REG32 (0xFFFFF10C)))
|
| 57 |
|
|
#define VICVectAddr4 (*(REG32 (0xFFFFF110)))
|
| 58 |
|
|
#define VICVectAddr5 (*(REG32 (0xFFFFF114)))
|
| 59 |
|
|
#define VICVectAddr6 (*(REG32 (0xFFFFF118)))
|
| 60 |
|
|
#define VICVectAddr7 (*(REG32 (0xFFFFF11C)))
|
| 61 |
|
|
#define VICVectAddr8 (*(REG32 (0xFFFFF120)))
|
| 62 |
|
|
#define VICVectAddr9 (*(REG32 (0xFFFFF124)))
|
| 63 |
|
|
#define VICVectAddr10 (*(REG32 (0xFFFFF128)))
|
| 64 |
|
|
#define VICVectAddr11 (*(REG32 (0xFFFFF12C)))
|
| 65 |
|
|
#define VICVectAddr12 (*(REG32 (0xFFFFF130)))
|
| 66 |
|
|
#define VICVectAddr13 (*(REG32 (0xFFFFF134)))
|
| 67 |
|
|
#define VICVectAddr14 (*(REG32 (0xFFFFF138)))
|
| 68 |
|
|
#define VICVectAddr15 (*(REG32 (0xFFFFF13C)))
|
| 69 |
|
|
|
| 70 |
|
|
#define VICVectCntl0 (*(REG32 (0xFFFFF200)))
|
| 71 |
|
|
#define VICVectCntl1 (*(REG32 (0xFFFFF204)))
|
| 72 |
|
|
#define VICVectCntl2 (*(REG32 (0xFFFFF208)))
|
| 73 |
|
|
#define VICVectCntl3 (*(REG32 (0xFFFFF20C)))
|
| 74 |
|
|
#define VICVectCntl4 (*(REG32 (0xFFFFF210)))
|
| 75 |
|
|
#define VICVectCntl5 (*(REG32 (0xFFFFF214)))
|
| 76 |
|
|
#define VICVectCntl6 (*(REG32 (0xFFFFF218)))
|
| 77 |
|
|
#define VICVectCntl7 (*(REG32 (0xFFFFF21C)))
|
| 78 |
|
|
#define VICVectCntl8 (*(REG32 (0xFFFFF220)))
|
| 79 |
|
|
#define VICVectCntl9 (*(REG32 (0xFFFFF224)))
|
| 80 |
|
|
#define VICVectCntl10 (*(REG32 (0xFFFFF228)))
|
| 81 |
|
|
#define VICVectCntl11 (*(REG32 (0xFFFFF22C)))
|
| 82 |
|
|
#define VICVectCntl12 (*(REG32 (0xFFFFF230)))
|
| 83 |
|
|
#define VICVectCntl13 (*(REG32 (0xFFFFF234)))
|
| 84 |
|
|
#define VICVectCntl14 (*(REG32 (0xFFFFF238)))
|
| 85 |
|
|
#define VICVectCntl15 (*(REG32 (0xFFFFF23C)))
|
| 86 |
|
|
|
| 87 |
|
|
#define VICITCR (*(REG32 (0xFFFFF300)))
|
| 88 |
|
|
#define VICITIP1 (*(REG32 (0xFFFFF304)))
|
| 89 |
|
|
#define VICITIP2 (*(REG32 (0xFFFFF308)))
|
| 90 |
|
|
#define VICITOP1 (*(REG32 (0xFFFFF30C)))
|
| 91 |
|
|
#define VICITOP2 (*(REG32 (0xFFFFF310)))
|
| 92 |
|
|
#define VICPeriphID0 (*(REG32 (0xFFFFFFE0)))
|
| 93 |
|
|
#define VICPeriphID1 (*(REG32 (0xFFFFFFE4)))
|
| 94 |
|
|
#define VICPeriphID2 (*(REG32 (0xFFFFFFE8)))
|
| 95 |
|
|
#define VICPeriphID3 (*(REG32 (0xFFFFFFEC)))
|
| 96 |
|
|
|
| 97 |
|
|
#define VICIntEnClr VICIntEnClear
|
| 98 |
|
|
#define VICSoftIntClr VICSoftIntClear
|
| 99 |
|
|
|
| 100 |
|
|
|
| 101 |
|
|
/*##############################################################################
|
| 102 |
|
|
## PCB - Pin Connect Block
|
| 103 |
|
|
##############################################################################*/
|
| 104 |
|
|
|
| 105 |
|
|
#define PCB_PINSEL0 (*(REG32 (0xE002C000)))
|
| 106 |
|
|
#define PCB_PINSEL1 (*(REG32 (0xE002C004)))
|
| 107 |
|
|
|
| 108 |
|
|
|
| 109 |
|
|
/*##############################################################################
|
| 110 |
|
|
## GPIO - General Purpose I/O
|
| 111 |
|
|
##############################################################################*/
|
| 112 |
|
|
|
| 113 |
|
|
#define GPIO_IOPIN (*(REG32 (0xE0028000))) /* ALTERNATE NAME GPIO = GPIO0 */
|
| 114 |
|
|
#define GPIO_IOSET (*(REG32 (0xE0028004)))
|
| 115 |
|
|
#define GPIO_IODIR (*(REG32 (0xE0028008)))
|
| 116 |
|
|
#define GPIO_IOCLR (*(REG32 (0xE002800C)))
|
| 117 |
|
|
|
| 118 |
|
|
#define GPIO0_IOPIN (*(REG32 (0xE0028000))) /* ALTERNATE NAME GPIO = GPIO0 */
|
| 119 |
|
|
#define GPIO0_IOSET (*(REG32 (0xE0028004)))
|
| 120 |
|
|
#define GPIO0_IODIR (*(REG32 (0xE0028008)))
|
| 121 |
|
|
#define GPIO0_IOCLR (*(REG32 (0xE002800C)))
|
| 122 |
|
|
|
| 123 |
|
|
|
| 124 |
|
|
/*##############################################################################
|
| 125 |
|
|
## UART0 / UART1
|
| 126 |
|
|
##############################################################################*/
|
| 127 |
|
|
|
| 128 |
|
|
/* ---- UART 0 --------------------------------------------- */
|
| 129 |
|
|
#define UART0_RBR (*(REG32 (0xE000C000)))
|
| 130 |
|
|
#define UART0_THR (*(REG32 (0xE000C000)))
|
| 131 |
|
|
#define UART0_IER (*(REG32 (0xE000C004)))
|
| 132 |
|
|
#define UART0_IIR (*(REG32 (0xE000C008)))
|
| 133 |
|
|
#define UART0_FCR (*(REG32 (0xE000C008)))
|
| 134 |
|
|
#define UART0_LCR (*(REG32 (0xE000C00C)))
|
| 135 |
|
|
#define UART0_LSR (*(REG32 (0xE000C014)))
|
| 136 |
|
|
#define UART0_SCR (*(REG32 (0xE000C01C)))
|
| 137 |
|
|
#define UART0_DLL (*(REG32 (0xE000C000)))
|
| 138 |
|
|
#define UART0_DLM (*(REG32 (0xE000C004)))
|
| 139 |
|
|
|
| 140 |
|
|
/* ---- UART 1 --------------------------------------------- */
|
| 141 |
|
|
#define UART1_RBR (*(REG32 (0xE0010000)))
|
| 142 |
|
|
#define UART1_THR (*(REG32 (0xE0010000)))
|
| 143 |
|
|
#define UART1_IER (*(REG32 (0xE0010004)))
|
| 144 |
|
|
#define UART1_IIR (*(REG32 (0xE0010008)))
|
| 145 |
|
|
#define UART1_FCR (*(REG32 (0xE0010008)))
|
| 146 |
|
|
#define UART1_LCR (*(REG32 (0xE001000C)))
|
| 147 |
|
|
#define UART1_LSR (*(REG32 (0xE0010014)))
|
| 148 |
|
|
#define UART1_SCR (*(REG32 (0xE001001C)))
|
| 149 |
|
|
#define UART1_DLL (*(REG32 (0xE0010000)))
|
| 150 |
|
|
#define UART1_DLM (*(REG32 (0xE0010004)))
|
| 151 |
|
|
#define UART1_MCR (*(REG32 (0xE0010010)))
|
| 152 |
|
|
#define UART1_MSR (*(REG32 (0xE0010018)))
|
| 153 |
|
|
|
| 154 |
|
|
|
| 155 |
|
|
/*##############################################################################
|
| 156 |
|
|
## I2C
|
| 157 |
|
|
##############################################################################*/
|
| 158 |
|
|
|
| 159 |
|
|
#define I2C_I2CONSET (*(REG32 (0xE001C000)))
|
| 160 |
|
|
#define I2C_I2STAT (*(REG32 (0xE001C004)))
|
| 161 |
|
|
#define I2C_I2DAT (*(REG32 (0xE001C008)))
|
| 162 |
|
|
#define I2C_I2ADR (*(REG32 (0xE001C00C)))
|
| 163 |
|
|
#define I2C_I2SCLH (*(REG32 (0xE001C010)))
|
| 164 |
|
|
#define I2C_I2SCLL (*(REG32 (0xE001C014)))
|
| 165 |
|
|
#define I2C_I2CONCLR (*(REG32 (0xE001C018)))
|
| 166 |
|
|
|
| 167 |
|
|
|
| 168 |
|
|
/*##############################################################################
|
| 169 |
|
|
## SPI - Serial Peripheral Interface
|
| 170 |
|
|
##############################################################################*/
|
| 171 |
|
|
|
| 172 |
|
|
#define SPI_SPCR (*(REG32 (0xE0020000)))
|
| 173 |
|
|
#define SPI_SPSR (*(REG32 (0xE0020004)))
|
| 174 |
|
|
#define SPI_SPDR (*(REG32 (0xE0020008)))
|
| 175 |
|
|
#define SPI_SPCCR (*(REG32 (0xE002000C)))
|
| 176 |
|
|
#define SPI_SPTCR (*(REG32 (0xE0020010)))
|
| 177 |
|
|
#define SPI_SPTSR (*(REG32 (0xE0020014)))
|
| 178 |
|
|
#define SPI_SPTOR (*(REG32 (0xE0020018)))
|
| 179 |
|
|
#define SPI_SPINT (*(REG32 (0xE002001C)))
|
| 180 |
|
|
|
| 181 |
|
|
|
| 182 |
|
|
/*##############################################################################
|
| 183 |
|
|
## Timer 0 and Timer 1
|
| 184 |
|
|
##############################################################################*/
|
| 185 |
|
|
|
| 186 |
|
|
/* ---- Timer 0 -------------------------------------------- */
|
| 187 |
|
|
#define T0_IR (*(REG32 (0xE0004000)))
|
| 188 |
|
|
#define T0_TCR (*(REG32 (0xE0004004)))
|
| 189 |
|
|
#define T0_TC (*(REG32 (0xE0004008)))
|
| 190 |
|
|
#define T0_PR (*(REG32 (0xE000400C)))
|
| 191 |
|
|
#define T0_PC (*(REG32 (0xE0004010)))
|
| 192 |
|
|
#define T0_MCR (*(REG32 (0xE0004014)))
|
| 193 |
|
|
#define T0_MR0 (*(REG32 (0xE0004018)))
|
| 194 |
|
|
#define T0_MR1 (*(REG32 (0xE000401C)))
|
| 195 |
|
|
#define T0_MR2 (*(REG32 (0xE0004020)))
|
| 196 |
|
|
#define T0_MR3 (*(REG32 (0xE0004024)))
|
| 197 |
|
|
#define T0_CCR (*(REG32 (0xE0004028)))
|
| 198 |
|
|
#define T0_CR0 (*(REG32 (0xE000402C)))
|
| 199 |
|
|
#define T0_CR1 (*(REG32 (0xE0004030)))
|
| 200 |
|
|
#define T0_CR2 (*(REG32 (0xE0004034)))
|
| 201 |
|
|
#define T0_CR3 (*(REG32 (0xE0004038)))
|
| 202 |
|
|
#define T0_EMR (*(REG32 (0xE000403C)))
|
| 203 |
|
|
|
| 204 |
|
|
/* ---- Timer 1 -------------------------------------------- */
|
| 205 |
|
|
#define T1_IR (*(REG32 (0xE0008000)))
|
| 206 |
|
|
#define T1_TCR (*(REG32 (0xE0008004)))
|
| 207 |
|
|
#define T1_TC (*(REG32 (0xE0008008)))
|
| 208 |
|
|
#define T1_PR (*(REG32 (0xE000800C)))
|
| 209 |
|
|
#define T1_PC (*(REG32 (0xE0008010)))
|
| 210 |
|
|
#define T1_MCR (*(REG32 (0xE0008014)))
|
| 211 |
|
|
#define T1_MR0 (*(REG32 (0xE0008018)))
|
| 212 |
|
|
#define T1_MR1 (*(REG32 (0xE000801C)))
|
| 213 |
|
|
#define T1_MR2 (*(REG32 (0xE0008020)))
|
| 214 |
|
|
#define T1_MR3 (*(REG32 (0xE0008024)))
|
| 215 |
|
|
#define T1_CCR (*(REG32 (0xE0008028)))
|
| 216 |
|
|
#define T1_CR0 (*(REG32 (0xE000802C)))
|
| 217 |
|
|
#define T1_CR1 (*(REG32 (0xE0008030)))
|
| 218 |
|
|
#define T1_CR2 (*(REG32 (0xE0008034)))
|
| 219 |
|
|
#define T1_CR3 (*(REG32 (0xE0008038)))
|
| 220 |
|
|
#define T1_EMR (*(REG32 (0xE000803C)))
|
| 221 |
|
|
|
| 222 |
|
|
|
| 223 |
|
|
/*##############################################################################
|
| 224 |
|
|
## PWM
|
| 225 |
|
|
##############################################################################*/
|
| 226 |
|
|
|
| 227 |
|
|
#define PWM_IR (*(REG32 (0xE0014000)))
|
| 228 |
|
|
#define PWM_TCR (*(REG32 (0xE0014004)))
|
| 229 |
|
|
#define PWM_TC (*(REG32 (0xE0014008)))
|
| 230 |
|
|
#define PWM_PR (*(REG32 (0xE001400C)))
|
| 231 |
|
|
#define PWM_PC (*(REG32 (0xE0014010)))
|
| 232 |
|
|
#define PWM_MCR (*(REG32 (0xE0014014)))
|
| 233 |
|
|
#define PWM_MR0 (*(REG32 (0xE0014018)))
|
| 234 |
|
|
#define PWM_MR1 (*(REG32 (0xE001401C)))
|
| 235 |
|
|
#define PWM_MR2 (*(REG32 (0xE0014020)))
|
| 236 |
|
|
#define PWM_MR3 (*(REG32 (0xE0014024)))
|
| 237 |
|
|
#define PWM_MR4 (*(REG32 (0xE0014040)))
|
| 238 |
|
|
#define PWM_MR5 (*(REG32 (0xE0014044)))
|
| 239 |
|
|
#define PWM_MR6 (*(REG32 (0xE0014048)))
|
| 240 |
|
|
#define PWM_EMR (*(REG32 (0xE001403C)))
|
| 241 |
|
|
#define PWM_PCR (*(REG32 (0xE001404C)))
|
| 242 |
|
|
#define PWM_LER (*(REG32 (0xE0014050)))
|
| 243 |
|
|
#define PWM_CCR (*(REG32 (0xE0014028)))
|
| 244 |
|
|
#define PWM_CR0 (*(REG32 (0xE001402C)))
|
| 245 |
|
|
#define PWM_CR1 (*(REG32 (0xE0014030)))
|
| 246 |
|
|
#define PWM_CR2 (*(REG32 (0xE0014034)))
|
| 247 |
|
|
#define PWM_CR3 (*(REG32 (0xE0014038)))
|
| 248 |
|
|
|
| 249 |
|
|
/*##############################################################################
|
| 250 |
|
|
## RTC
|
| 251 |
|
|
##############################################################################*/
|
| 252 |
|
|
|
| 253 |
|
|
/* ---- RTC: Miscellaneous Register Group ------------------ */
|
| 254 |
|
|
#define RTC_ILR (*(REG32 (0xE0024000)))
|
| 255 |
|
|
#define RTC_CTC (*(REG32 (0xE0024004)))
|
| 256 |
|
|
#define RTC_CCR (*(REG32 (0xE0024008)))
|
| 257 |
|
|
#define RTC_CIIR (*(REG32 (0xE002400C)))
|
| 258 |
|
|
#define RTC_AMR (*(REG32 (0xE0024010)))
|
| 259 |
|
|
#define RTC_CTIME0 (*(REG32 (0xE0024014)))
|
| 260 |
|
|
#define RTC_CTIME1 (*(REG32 (0xE0024018)))
|
| 261 |
|
|
#define RTC_CTIME2 (*(REG32 (0xE002401C)))
|
| 262 |
|
|
|
| 263 |
|
|
/* ---- RTC: Timer Control Group --------------------------- */
|
| 264 |
|
|
#define RTC_SEC (*(REG32 (0xE0024020)))
|
| 265 |
|
|
#define RTC_MIN (*(REG32 (0xE0024024)))
|
| 266 |
|
|
#define RTC_HOUR (*(REG32 (0xE0024028)))
|
| 267 |
|
|
#define RTC_DOM (*(REG32 (0xE002402C)))
|
| 268 |
|
|
#define RTC_DOW (*(REG32 (0xE0024030)))
|
| 269 |
|
|
#define RTC_DOY (*(REG32 (0xE0024034)))
|
| 270 |
|
|
#define RTC_MONTH (*(REG32 (0xE0024038)))
|
| 271 |
|
|
#define RTC_YEAR (*(REG32 (0xE002403C)))
|
| 272 |
|
|
|
| 273 |
|
|
/* ---- RTC: Alarm Control Group --------------------------- */
|
| 274 |
|
|
#define RTC_ALSEC (*(REG32 (0xE0024060)))
|
| 275 |
|
|
#define RTC_ALMIN (*(REG32 (0xE0024064)))
|
| 276 |
|
|
#define RTC_ALHOUR (*(REG32 (0xE0024068)))
|
| 277 |
|
|
#define RTC_ALDOM (*(REG32 (0xE002406C)))
|
| 278 |
|
|
#define RTC_ALDOW (*(REG32 (0xE0024070)))
|
| 279 |
|
|
#define RTC_ALDOY (*(REG32 (0xE0024074)))
|
| 280 |
|
|
#define RTC_ALMON (*(REG32 (0xE0024078)))
|
| 281 |
|
|
#define RTC_ALYEAR (*(REG32 (0xE002407C)))
|
| 282 |
|
|
|
| 283 |
|
|
/* ---- RTC: Reference Clock Divider Group ----------------- */
|
| 284 |
|
|
#define RTC_PREINT (*(REG32 (0xE0024080)))
|
| 285 |
|
|
#define RTC_PREFRAC (*(REG32 (0xE0024084)))
|
| 286 |
|
|
|
| 287 |
|
|
|
| 288 |
|
|
/*##############################################################################
|
| 289 |
|
|
## WD - Watchdog
|
| 290 |
|
|
##############################################################################*/
|
| 291 |
|
|
|
| 292 |
|
|
#define WD_WDMOD (*(REG32 (0xE0000000)))
|
| 293 |
|
|
#define WD_WDTC (*(REG32 (0xE0000004)))
|
| 294 |
|
|
#define WD_WDFEED (*(REG32 (0xE0000008)))
|
| 295 |
|
|
#define WD_WDTV (*(REG32 (0xE000000C)))
|
| 296 |
|
|
|
| 297 |
|
|
|
| 298 |
|
|
/*##############################################################################
|
| 299 |
|
|
## System Control Block
|
| 300 |
|
|
##############################################################################*/
|
| 301 |
|
|
|
| 302 |
|
|
#define SCB_EXTINT (*(REG32 (0xE01FC140)))
|
| 303 |
|
|
#define SCB_EXTWAKE (*(REG32 (0xE01FC144)))
|
| 304 |
|
|
#define SCB_MEMMAP (*(REG32 (0xE01FC040)))
|
| 305 |
|
|
#define SCB_PLLCON (*(REG32 (0xE01FC080)))
|
| 306 |
|
|
#define SCB_PLLCFG (*(REG32 (0xE01FC084)))
|
| 307 |
|
|
#define SCB_PLLSTAT (*(REG32 (0xE01FC088)))
|
| 308 |
|
|
#define SCB_PLLFEED (*(REG32 (0xE01FC08C)))
|
| 309 |
|
|
#define SCB_PCON (*(REG32 (0xE01FC0C0)))
|
| 310 |
|
|
#define SCB_PCONP (*(REG32 (0xE01FC0C4)))
|
| 311 |
|
|
#define SCB_VPBDIV (*(REG32 (0xE01FC100)))
|
| 312 |
|
|
|
| 313 |
|
|
/*##############################################################################
|
| 314 |
|
|
## Memory Accelerator Module (MAM)
|
| 315 |
|
|
##############################################################################*/
|
| 316 |
|
|
|
| 317 |
|
|
#define MAM_TIM (*(REG32 (0xE01FC004)))
|
| 318 |
|
|
#define MAM_CR (*(REG32 (0xE01FC000)))
|
| 319 |
|
|
|
| 320 |
|
|
#endif /* lpc210x_h */
|
| 321 |
|
|
|
