OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [dsPIC_MPLAB/] [serial/] [serial.c] - Blame information for rev 614

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 592 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
 
55
/* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
56
 
57
NOTE:  This driver is primarily to test the scheduler functionality.  It does
58
not effectively use the buffers or DMA and is therefore not intended to be
59
an example of an efficient driver. */
60
 
61
/* Standard include file. */
62
#include <stdlib.h>
63
 
64
/* Scheduler include files. */
65
#include "FreeRTOS.h"
66
#include "queue.h"
67
#include "task.h"
68
 
69
/* Demo app include files. */
70
#include "serial.h"
71
 
72
/* Hardware setup. */
73
#define serOUTPUT                                               0
74
#define serINPUT                                                1
75
#define serLOW_SPEED                                    0
76
#define serONE_STOP_BIT                                 0
77
#define serEIGHT_DATA_BITS_NO_PARITY    0
78
#define serNORMAL_IDLE_STATE                    0
79
#define serAUTO_BAUD_OFF                                0
80
#define serLOOPBACK_OFF                                 0
81
#define serWAKE_UP_DISABLE                              0
82
#define serNO_HARDWARE_FLOW_CONTROL             0
83
#define serSTANDARD_IO                                  0
84
#define serNO_IRDA                                              0
85
#define serCONTINUE_IN_IDLE_MODE                0
86
#define serUART_ENABLED                                 1
87
#define serINTERRUPT_ON_SINGLE_CHAR             0
88
#define serTX_ENABLE                                    1
89
#define serINTERRUPT_ENABLE                             1
90
#define serINTERRUPT_DISABLE                    0
91
#define serCLEAR_FLAG                                   0
92
#define serSET_FLAG                                             1
93
 
94
 
95
/* The queues used to communicate between tasks and ISR's. */
96
static xQueueHandle xRxedChars;
97
static xQueueHandle xCharsForTx;
98
 
99
static portBASE_TYPE xTxHasEnded;
100
/*-----------------------------------------------------------*/
101
 
102
xComPortHandle xSerialPortInitMinimal( unsigned long ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
103
{
104
char cChar;
105
 
106
        /* Create the queues used by the com test task. */
107
        xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
108
        xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed char ) );
109
 
110
        /* Setup the UART. */
111
        U2MODEbits.BRGH         = serLOW_SPEED;
112
        U2MODEbits.STSEL        = serONE_STOP_BIT;
113
        U2MODEbits.PDSEL        = serEIGHT_DATA_BITS_NO_PARITY;
114
        U2MODEbits.ABAUD        = serAUTO_BAUD_OFF;
115
        U2MODEbits.LPBACK       = serLOOPBACK_OFF;
116
        U2MODEbits.WAKE         = serWAKE_UP_DISABLE;
117
        U2MODEbits.UEN          = serNO_HARDWARE_FLOW_CONTROL;
118
        U2MODEbits.IREN         = serNO_IRDA;
119
        U2MODEbits.USIDL        = serCONTINUE_IN_IDLE_MODE;
120
        U2MODEbits.UARTEN       = serUART_ENABLED;
121
 
122
        U2BRG = (unsigned short)(( (float)configCPU_CLOCK_HZ / ( (float)16 * (float)ulWantedBaud ) ) - (float)0.5);
123
 
124
        U2STAbits.URXISEL       = serINTERRUPT_ON_SINGLE_CHAR;
125
        U2STAbits.UTXEN         = serTX_ENABLE;
126
        U2STAbits.UTXINV        = serNORMAL_IDLE_STATE;
127
        U2STAbits.UTXISEL0      = serINTERRUPT_ON_SINGLE_CHAR;
128
        U2STAbits.UTXISEL1      = serINTERRUPT_ON_SINGLE_CHAR;
129
 
130
        /* It is assumed that this function is called prior to the scheduler being
131
        started.  Therefore interrupts must not be allowed to occur yet as they
132
        may attempt to perform a context switch. */
133
        portDISABLE_INTERRUPTS();
134
 
135
        IFS1bits.U2RXIF = serCLEAR_FLAG;
136
        IFS1bits.U2TXIF = serCLEAR_FLAG;
137
        IPC7bits.U2RXIP = configKERNEL_INTERRUPT_PRIORITY;
138
        IPC7bits.U2TXIP = configKERNEL_INTERRUPT_PRIORITY;
139
        IEC1bits.U2TXIE = serINTERRUPT_ENABLE;
140
        IEC1bits.U2RXIE = serINTERRUPT_ENABLE;
141
 
142
        /* Clear the Rx buffer. */
143
        while( U2STAbits.URXDA == serSET_FLAG )
144
        {
145
                cChar = U2RXREG;
146
        }
147
 
148
        xTxHasEnded = pdTRUE;
149
 
150
        return NULL;
151
}
152
/*-----------------------------------------------------------*/
153
 
154
signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed char *pcRxedChar, portTickType xBlockTime )
155
{
156
        /* Only one port is supported. */
157
        ( void ) pxPort;
158
 
159
        /* Get the next character from the buffer.  Return false if no characters
160
        are available or arrive before xBlockTime expires. */
161
        if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
162
        {
163
                return pdTRUE;
164
        }
165
        else
166
        {
167
                return pdFALSE;
168
        }
169
}
170
/*-----------------------------------------------------------*/
171
 
172
signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed char cOutChar, portTickType xBlockTime )
173
{
174
        /* Only one port is supported. */
175
        ( void ) pxPort;
176
 
177
        /* Return false if after the block time there is no room on the Tx queue. */
178
        if( xQueueSend( xCharsForTx, &cOutChar, xBlockTime ) != pdPASS )
179
        {
180
                return pdFAIL;
181
        }
182
 
183
        /* A critical section should not be required as xTxHasEnded will not be
184
        written to by the ISR if it is already 0 (is this correct?). */
185
        if( xTxHasEnded )
186
        {
187
                xTxHasEnded = pdFALSE;
188
                IFS1bits.U2TXIF = serSET_FLAG;
189
        }
190
 
191
        return pdPASS;
192
}
193
/*-----------------------------------------------------------*/
194
 
195
void vSerialClose( xComPortHandle xPort )
196
{
197
}
198
/*-----------------------------------------------------------*/
199
 
200
void __attribute__((__interrupt__, auto_psv)) _U2RXInterrupt( void )
201
{
202
char cChar;
203
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
204
 
205
        /* Get the character and post it on the queue of Rxed characters.
206
        If the post causes a task to wake force a context switch as the woken task
207
        may have a higher priority than the task we have interrupted. */
208
        IFS1bits.U2RXIF = serCLEAR_FLAG;
209
        while( U2STAbits.URXDA )
210
        {
211
                cChar = U2RXREG;
212
                xQueueSendFromISR( xRxedChars, &cChar, &xHigherPriorityTaskWoken );
213
        }
214
 
215
        if( xHigherPriorityTaskWoken != pdFALSE )
216
        {
217
                taskYIELD();
218
        }
219
}
220
/*-----------------------------------------------------------*/
221
 
222
void __attribute__((__interrupt__, auto_psv)) _U2TXInterrupt( void )
223
{
224
signed char cChar;
225
portBASE_TYPE xTaskWoken = pdFALSE;
226
 
227
        /* If the transmit buffer is full we cannot get the next character.
228
        Another interrupt will occur the next time there is space so this does
229
        not matter. */
230
        IFS1bits.U2TXIF = serCLEAR_FLAG;
231
        while( !( U2STAbits.UTXBF ) )
232
        {
233
                if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )
234
                {
235
                        /* Send the next character queued for Tx. */
236
                        U2TXREG = cChar;
237
                }
238
                else
239
                {
240
                        /* Queue empty, nothing to send. */
241
                        xTxHasEnded = pdTRUE;
242
                        break;
243
                }
244
        }
245
 
246
        if( xTaskWoken != pdFALSE )
247
        {
248
                taskYIELD();
249
        }
250
}
251
 
252
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.