OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [lwIP_AVR32_UC3/] [NETWORK/] [lwip-port/] [AT32UC3A/] [arch/] [cc.h] - Blame information for rev 607

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 583 jeremybenn
/*This file has been prepared for Doxygen automatic documentation generation.*/
2
/*! \file *********************************************************************
3
 *
4
 * \brief lwIP abstraction layer for AVR32 UC3.
5
 *
6
 * - Compiler:           GNU GCC for AVR32
7
 * - Supported devices:  All AVR32 devices can be used.
8
 * - AppNote:
9
 *
10
 * \author               Atmel Corporation: http://www.atmel.com \n
11
 *                       Support and FAQ: http://support.atmel.no/
12
 *
13
 *****************************************************************************/
14
 
15
/* Copyright (c) 2007, Atmel Corporation All rights reserved.
16
 *
17
 * Redistribution and use in source and binary forms, with or without
18
 * modification, are permitted provided that the following conditions are met:
19
 *
20
 * 1. Redistributions of source code must retain the above copyright notice,
21
 * this list of conditions and the following disclaimer.
22
 *
23
 * 2. Redistributions in binary form must reproduce the above copyright notice,
24
 * this list of conditions and the following disclaimer in the documentation
25
 * and/or other materials provided with the distribution.
26
 *
27
 * 3. The name of ATMEL may not be used to endorse or promote products derived
28
 * from this software without specific prior written permission.
29
 *
30
 * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED
31
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
32
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND
33
 * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,
34
 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
35
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
36
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
37
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
38
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
39
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
40
 */
41
 
42
#ifndef __CC_H__
43
#define __CC_H__
44
 
45
#include "cpu.h"
46
 
47
typedef unsigned   char    u8_t;
48
typedef signed     char    s8_t;
49
typedef unsigned   short   u16_t;
50
typedef signed     short   s16_t;
51
typedef unsigned   long    u32_t;
52
typedef signed     long    s32_t;
53
typedef u32_t mem_ptr_t;
54
typedef int sys_prot_t;
55
 
56
/*! Defines for the LWIP_STATS feature. */
57
#define S16_F   "d"
58
#define U16_F   "d"
59
#define X16_F   "d"
60
#define X32_F   "d"
61
#define U32_F   "d"
62
#define S32_F   "d"
63
 
64
#define LWIP_PLATFORM_DIAG(x)   
65
#define LWIP_PLATFORM_ASSERT(x)   
66
 
67
/* */
68
#if __GNUC__
69
#define PACK_STRUCT_BEGIN
70
#elif __ICCAVR32__
71
#define PACK_STRUCT_BEGIN _Pragma("pack(1)")
72
#endif
73
 
74
#if __GNUC__
75
#define PACK_STRUCT_STRUCT __attribute__ ((__packed__))
76
#elif __ICCAVR32__
77
#define PACK_STRUCT_STRUCT
78
#endif
79
 
80
#if __GNUC__
81
#define PACK_STRUCT_END
82
#elif __ICCAVR32__
83
#define PACK_STRUCT_END _Pragma("pack()")
84
#endif
85
 
86
#define PACK_STRUCT_FIELD(x) x
87
 
88
#endif /* __CC_H__ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.