OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [lwIP_Demo_Rowley_ARM7/] [Board.h] - Blame information for rev 583

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 583 jeremybenn
/*----------------------------------------------------------------------------
2
*         ATMEL Microcontroller Software Support  -  ROUSSET  -
3
*----------------------------------------------------------------------------
4
* The software is delivered "AS IS" without warranty or condition of any
5
* kind, either express, implied or statutory. This includes without
6
* limitation any warranty or condition with respect to merchantability or
7
* fitness for any particular purpose, or against the infringements of
8
* intellectual property rights of others.
9
*----------------------------------------------------------------------------
10
* File Name           : Board.h
11
* Object              : AT91SAM7X Evaluation Board Features Definition File.
12
*
13
* Creation            : JG   20/Jun/2005
14
*----------------------------------------------------------------------------
15
*/
16
#ifndef Board_h
17
#define Board_h
18
 
19
#include "AT91SAM7X256.h"
20
#include "ioat91sam7x256.h"
21
 
22
#define true    -1
23
#define false   0
24
 
25
/*-------------------------------*/
26
/* SAM7Board Memories Definition */
27
/*-------------------------------*/
28
// The AT91SAM7X128 embeds a 32-Kbyte SRAM bank, and 128K-Byte Flash
29
 
30
#define  FLASH_PAGE_NB          256
31
#define  FLASH_PAGE_SIZE        128
32
 
33
/*-----------------*/
34
/* Leds Definition */
35
/*-----------------*/
36
#define LED1            (1<<19) // PB19
37
#define LED2            (1<<20) // PB20
38
#define LED3            (1<<21) // PB21
39
#define LED4            (1<<22) // PB22
40
#define NB_LED                  4
41
 
42
#define LED_MASK        (LED1|LED2|LED3|LED4)
43
 
44
/*-------------------------*/
45
/* Push Buttons Definition */
46
/*-------------------------*/
47
 
48
#define SW1_MASK        (1<<21) // PA21
49
#define SW2_MASK        (1<<22) // PA22
50
#define SW3_MASK        (1<<23) // PA23
51
#define SW4_MASK        (1<<24) // PA24
52
#define SW_MASK         (SW1_MASK|SW2_MASK|SW3_MASK|SW4_MASK)
53
 
54
 
55
#define SW1     (1<<21) // PA21
56
#define SW2     (1<<22) // PA22
57
#define SW3     (1<<23) // PA23
58
#define SW4     (1<<24) // PA24
59
 
60
/*--------------*/
61
/* Master Clock */
62
/*--------------*/
63
 
64
#define EXT_OC          18432000   // Exetrnal ocilator MAINCK
65
#define MCK             47923200   // MCK (PLLRC div by 2)
66
#define MCKKHz          (MCK/1000) //
67
 
68
#endif /* Board_h */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.