OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [lwIP_Demo_Rowley_ARM7/] [EMAC/] [SAM7_EMAC.h] - Blame information for rev 583

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 583 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
/*
55
Changes from V3.2.4
56
 
57
        + Modified the default MAC address as the one used previously was not liked
58
          by some routers.
59
 
60
*/
61
 
62
#ifndef SAM_7_EMAC_H
63
#define SAM_7_EMAC_H
64
 
65
/* MAC address definition.  The MAC address must be unique on the network. */
66
#define emacETHADDR0 0
67
#define emacETHADDR1 0xbd
68
#define emacETHADDR2 0x33
69
#define emacETHADDR3 0x06
70
#define emacETHADDR4 0x68
71
#define emacETHADDR5 0x22
72
 
73
/* The IP address being used. */
74
#define emacIPADDR0 172
75
#define emacIPADDR1 25
76
#define emacIPADDR2 218
77
#define emacIPADDR3 205
78
 
79
/* The gateway address being used. */
80
#define emacGATEWAY_ADDR0 172
81
#define emacGATEWAY_ADDR1 25
82
#define emacGATEWAY_ADDR2 218
83
#define emacGATEWAY_ADDR3 3
84
 
85
/* The network mask being used. */
86
#define emacNET_MASK0 255
87
#define emacNET_MASK1 255
88
#define emacNET_MASK2 0
89
#define emacNET_MASK3 0
90
 
91
/*
92
 * Initialise the EMAC driver.  If successful a semaphore is returned that
93
 * is used by the EMAC ISR to indicate that Rx packets have been received.
94
 * If the initialisation fails then NULL is returned.
95
 */
96
xSemaphoreHandle xEMACInit( void );
97
 
98
/*
99
 * Send ulLength bytes from pcFrom.  This copies the buffer to one of the
100
 * EMAC Tx buffers, then indicates to the EMAC that the buffer is ready.
101
 * If lEndOfFrame is true then the data being copied is the end of the frame
102
 * and the frame can be transmitted.
103
 */
104
long lEMACSend( char *pcFrom, unsigned long ulLength, long lEndOfFrame );
105
 
106
/*
107
 * Frames can be read from the EMAC in multiple sections.
108
 * Read ulSectionLength bytes from the EMAC receive buffers to pcTo.
109
 * ulTotalFrameLength is the size of the entire frame.  Generally vEMACRead
110
 * will be repetedly called until the sum of all the ulSectionLenths totals
111
 * the value of ulTotalFrameLength.
112
 */
113
void vEMACRead( char *pcTo, unsigned long ulSectionLength, unsigned long ulTotalFrameLength );
114
 
115
/*
116
 * The EMAC driver and interrupt service routines are defined in different
117
 * files as the driver is compiled to THUMB, and the ISR to ARM.  This function
118
 * simply passes the semaphore used to communicate between the two.
119
 */
120
void vPassEMACSemaphore( xSemaphoreHandle xCreatedSemaphore );
121
 
122
/*
123
 * Called by the Tx interrupt, this function traverses the buffers used to
124
 * hold the frame that has just completed transmission and marks each as
125
 * free again.
126
 */
127
void vClearEMACTxBuffer( void );
128
 
129
/*
130
 * Suspend on a semaphore waiting either for the semaphore to be obtained
131
 * or a timeout.  The semaphore is used by the EMAC ISR to indicate that
132
 * data has been received and is ready for processing.
133
 */
134
void vEMACWaitForInput( void );
135
 
136
/*
137
 * Return the length of the next frame in the receive buffers.
138
 */
139
unsigned long ulEMACInputLength( void );
140
 
141
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.