OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [msp430_IAR/] [settings/] [RTOSDemo.dni] - Blame information for rev 741

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 583 jeremybenn 
[Interrupts]
2 
Enabled=1
3 
[MemoryMap]
4 
Enabled=0
5 
Base=0
6 
UseAuto=0
7 
TypeViolation=1
8 
UnspecRange=1
9 
ActionState=1
10 
[TraceHelper]
11 
Enabled=0
12 
ShowSource=1
13 
[State Storage]
14 
Control Register=0
15 
[Sequencer]
16 
Control Register=0
17 
NextState0=0
18 
NextState1=0
19 
[Action Register]
20 
Break=3
21 
State Storage=0
22 
[DisAssemblyWindow]
23 
NumStates=_ 1
24 
State 1=_ 1
25 
[Profiling]
26 
Enabled=0
27 
[StackPlugin]
28 
Enabled=1
29 
OverflowWarningsEnabled=1
30 
WarningThreshold=90
31 
SpWarningsEnabled=1
32 
WarnHow=0
33 
UseTrigger=1
34 
TriggerName=main
35 
LimitSize=0
36 
ByteLimit=50
37 
[Log file]
38 
LoggingEnabled=_ 0
39 
LogFile=_ ""
40 
Category=_ 0
41 
[TermIOLog]
42 
LoggingEnabled=_ 0
43 
LogFile=_ ""
44 
[Breakpoints]
45 
Count=0
46 
[FET]
47 
Clock mode=14
48 
Extended Clock mode=61663
49 
Extended Clock Control Enable=0
50 
Advanced Extended Clock Control=0
51 
Emulation mode=0
52 
Free running=0
53 
Shutting Down=3
54 
[Memory Dump]
55 
Start address=
56 
Lenghth=
57 
Address info=0
58 
Format=0
59 
Dump registers=0
60 
PC=0
61 
SP=0
62 
SR=0
63 
all registers=0
64 
File name=

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.