OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Demo/] [uIP_Demo_IAR_ARM7/] [settings/] [rtosdemo.dbgdt] - Blame information for rev 792

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 583 jeremybenn
2
 
3
4
  
5
    
6
      
7
        
8
 
9
 
10
 
11
        240272727
12
      
13
      
14
 
15
 
16
 
17
      2000100
18
      300Build201622
19
      300Debug-Log
20
      
21
        
22
 
23
 
24
 
25
 
26
        200
27
      
28
    161100100100300010{W}Watch-0:TxBuffIndex430018531610019520014010410010048268826
29
    
30
 
31
 
32
 
33
    
34
        
35
          
36
            TabID-22256-14845
37
            Workspace
38
            Workspace
39
            
40
 
41
            rtosdemortosdemo/Demo Sourcertosdemo/Demo Source/EMAClISR.s79rtosdemo/FreeRTOS Sourcertosdemo/FreeRTOS Source/portasm.s79rtosdemo/USBSample.crtosdemo/uIP Sourcertosdemo/uIP Source/Atmel Codertosdemo/uIP Source/fs.c
42
          
43
        
44
 
45
      0TabID-25021-10902BreakpointsBreakpointsTabID-2772-9628Find in FilesFind-in-Files1TabID-29748-16361Debug LogDebug-Log0
46
    
47
 
48
 
49
 
50
 
51
    TextEditorC:\E\Dev\FreeRTOS\WorkingCopy\Demo\uIP_Demo_IAR_ARM7\main.c0000TextEditorC:\E\temp\rc\1\FreeRTOS\Demo\uIP_Demo_IAR_ARM7\SrcIAR\Cstartup.s02178773877310100000010000001
52
    
53
 
54
 
55
 
56
 
57
 
58
    iaridepm.enu1debuggergui.enu1-2-2598330-2-20000197619610998-2-21671682-2-21684169100238117209800165-23401682-216516841751002381178208124405178208
59
  
60
61
 
62
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.