OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Source/] [portable/] [GCC/] [ARM_CM3_MPU/] [portmacro.h] - Blame information for rev 572

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 572 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
 
55
#ifndef PORTMACRO_H
56
#define PORTMACRO_H
57
 
58
#ifdef __cplusplus
59
extern "C" {
60
#endif
61
 
62
/*-----------------------------------------------------------
63
 * Port specific definitions.
64
 *
65
 * The settings in this file configure FreeRTOS correctly for the
66
 * given hardware and compiler.
67
 *
68
 * These settings should not be altered.
69
 *-----------------------------------------------------------
70
 */
71
 
72
/* Type definitions. */
73
#define portCHAR                char
74
#define portFLOAT               float
75
#define portDOUBLE              double
76
#define portLONG                long
77
#define portSHORT               short
78
#define portSTACK_TYPE  unsigned portLONG
79
#define portBASE_TYPE   long
80
 
81
#if( configUSE_16_BIT_TICKS == 1 )
82
        typedef unsigned portSHORT portTickType;
83
        #define portMAX_DELAY ( portTickType ) 0xffff
84
#else
85
        typedef unsigned portLONG portTickType;
86
        #define portMAX_DELAY ( portTickType ) 0xffffffff
87
#endif
88
/*-----------------------------------------------------------*/
89
 
90
/* MPU specific constants. */
91
#define portUSING_MPU_WRAPPERS          1
92
#define portPRIVILEGE_BIT                       ( 0x80000000UL )
93
 
94
#define portMPU_REGION_READ_WRITE                               ( 0x03UL << 24UL )
95
#define portMPU_REGION_PRIVILEGED_READ_ONLY             ( 0x05UL << 24UL )
96
#define portMPU_REGION_READ_ONLY                                ( 0x06UL << 24UL )
97
#define portMPU_REGION_PRIVILEGED_READ_WRITE    ( 0x01UL << 24UL )
98
#define portMPU_REGION_CACHEABLE_BUFFERABLE             ( 0x07UL << 16UL )
99
#define portMPU_REGION_EXECUTE_NEVER                    ( 0x01UL << 28UL )
100
 
101
#define portUNPRIVILEGED_FLASH_REGION           ( 0UL )
102
#define portPRIVILEGED_FLASH_REGION                     ( 1UL )
103
#define portPRIVILEGED_RAM_REGION                       ( 2UL )
104
#define portGENERAL_PERIPHERALS_REGION          ( 3UL )
105
#define portSTACK_REGION                                        ( 4UL )
106
#define portFIRST_CONFIGURABLE_REGION       ( 5UL )
107
#define portLAST_CONFIGURABLE_REGION            ( 7UL )
108
#define portNUM_CONFIGURABLE_REGIONS            ( ( portLAST_CONFIGURABLE_REGION - portFIRST_CONFIGURABLE_REGION ) + 1 )
109
#define portTOTAL_NUM_REGIONS                           ( portNUM_CONFIGURABLE_REGIONS + 1 ) /* Plus one to make space for the stack region. */
110
 
111
#define portSWITCH_TO_USER_MODE() __asm volatile ( " mrs r0, control \n orr r0, #1 \n msr control, r0 " :::"r0" )
112
 
113
typedef struct MPU_REGION_REGISTERS
114
{
115
        unsigned portLONG ulRegionBaseAddress;
116
        unsigned portLONG ulRegionAttribute;
117
} xMPU_REGION_REGISTERS;
118
 
119
/* Plus 1 to create space for the stack region. */
120
typedef struct MPU_SETTINGS
121
{
122
        xMPU_REGION_REGISTERS xRegion[ portTOTAL_NUM_REGIONS ];
123
} xMPU_SETTINGS;
124
 
125
/* Architecture specifics. */
126
#define portSTACK_GROWTH                        ( -1 )
127
#define portTICK_RATE_MS                        ( ( portTickType ) 1000 / configTICK_RATE_HZ )
128
#define portBYTE_ALIGNMENT                      8
129
/*-----------------------------------------------------------*/
130
 
131
/* SVC numbers for various services. */
132
#define portSVC_START_SCHEDULER                         0
133
#define portSVC_YIELD                                           1
134
#define portSVC_RAISE_PRIVILEGE                         2
135
 
136
/* Scheduler utilities. */
137
 
138
#define portYIELD()                             __asm volatile ( "      SVC     %0      \n" :: "i" (portSVC_YIELD) )
139
#define portYIELD_WITHIN_API()  *(portNVIC_INT_CTRL) = portNVIC_PENDSVSET
140
 
141
#define portNVIC_INT_CTRL                       ( ( volatile unsigned portLONG *) 0xe000ed04 )
142
#define portNVIC_PENDSVSET                      0x10000000
143
#define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired ) *(portNVIC_INT_CTRL) = portNVIC_PENDSVSET
144
/*-----------------------------------------------------------*/
145
 
146
 
147
/* Critical section management. */
148
 
149
/*
150
 * Set basepri to portMAX_SYSCALL_INTERRUPT_PRIORITY without effecting other
151
 * registers.  r0 is clobbered.
152
 */
153
#define portSET_INTERRUPT_MASK()                                                \
154
        __asm volatile                                                                          \
155
        (                                                                                                       \
156
                "       mov r0, %0                                                              \n"     \
157
                "       msr basepri, r0                                                 \n" \
158
                ::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY):"r0"        \
159
        )
160
 
161
/*
162
 * Set basepri back to 0 without effective other registers.
163
 * r0 is clobbered.
164
 */
165
#define portCLEAR_INTERRUPT_MASK()                      \
166
        __asm volatile                                                  \
167
        (                                                                               \
168
                "       mov r0, #0                                      \n"     \
169
                "       msr basepri, r0                         \n"     \
170
                :::"r0"                                                         \
171
        )
172
 
173
#define portSET_INTERRUPT_MASK_FROM_ISR()               0;portSET_INTERRUPT_MASK()
174
#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x)    portCLEAR_INTERRUPT_MASK();(void)x
175
 
176
 
177
extern void vPortEnterCritical( void );
178
extern void vPortExitCritical( void );
179
 
180
#define portDISABLE_INTERRUPTS()        portSET_INTERRUPT_MASK()
181
#define portENABLE_INTERRUPTS()         portCLEAR_INTERRUPT_MASK()
182
#define portENTER_CRITICAL()            vPortEnterCritical()
183
#define portEXIT_CRITICAL()                     vPortExitCritical()
184
/*-----------------------------------------------------------*/
185
 
186
/* Task function macros as described on the FreeRTOS.org WEB site. */
187
#define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )
188
#define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )
189
 
190
#define portNOP()
191
 
192
 
193
 
194
#ifdef __cplusplus
195
}
196
#endif
197
 
198
#endif /* PORTMACRO_H */
199
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.