OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Source/] [portable/] [IAR/] [ARM_CM3/] [portasm.s] - Blame information for rev 572

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 572 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
#include <FreeRTOSConfig.h>
55
 
56
/* For backward compatibility, ensure configKERNEL_INTERRUPT_PRIORITY is
57
defined.  The value zero should also ensure backward compatibility.
58
FreeRTOS.org versions prior to V4.3.0 did not include this definition. */
59
#ifndef configKERNEL_INTERRUPT_PRIORITY
60
        #define configKERNEL_INTERRUPT_PRIORITY 0
61
#endif
62
 
63
 
64
        RSEG    CODE:CODE(2)
65
        thumb
66
 
67
        EXTERN vPortYieldFromISR
68
        EXTERN pxCurrentTCB
69
        EXTERN vTaskSwitchContext
70
 
71
        PUBLIC vSetMSP
72
        PUBLIC xPortPendSVHandler
73
        PUBLIC vPortSetInterruptMask
74
        PUBLIC vPortClearInterruptMask
75
        PUBLIC vPortSVCHandler
76
        PUBLIC vPortStartFirstTask
77
 
78
 
79
/*-----------------------------------------------------------*/
80
 
81
vSetMSP
82
        msr msp, r0
83
        bx lr
84
 
85
/*-----------------------------------------------------------*/
86
 
87
xPortPendSVHandler:
88
        mrs r0, psp
89
        ldr     r3, =pxCurrentTCB                       /* Get the location of the current TCB. */
90
        ldr     r2, [r3]
91
 
92
        stmdb r0!, {r4-r11}                             /* Save the remaining registers. */
93
        str r0, [r2]                                    /* Save the new top of stack into the first member of the TCB. */
94
 
95
        stmdb sp!, {r3, r14}
96
        mov r0, #configMAX_SYSCALL_INTERRUPT_PRIORITY
97
        msr basepri, r0
98
        bl vTaskSwitchContext
99
        mov r0, #0
100
        msr basepri, r0
101
        ldmia sp!, {r3, r14}
102
 
103
        ldr r1, [r3]
104
        ldr r0, [r1]                                    /* The first item in pxCurrentTCB is the task top of stack. */
105
        ldmia r0!, {r4-r11}                             /* Pop the registers. */
106
        msr psp, r0
107
        bx r14
108
 
109
 
110
/*-----------------------------------------------------------*/
111
 
112
vPortSetInterruptMask:
113
        push { r0 }
114
        mov R0, #configMAX_SYSCALL_INTERRUPT_PRIORITY
115
        msr BASEPRI, R0
116
        pop { R0 }
117
 
118
        bx r14
119
 
120
/*-----------------------------------------------------------*/
121
 
122
vPortClearInterruptMask:
123
        PUSH { r0 }
124
        MOV R0, #0
125
        MSR BASEPRI, R0
126
        POP      { R0 }
127
 
128
        bx r14
129
 
130
/*-----------------------------------------------------------*/
131
 
132
vPortSVCHandler;
133
        ldr     r3, =pxCurrentTCB
134
        ldr r1, [r3]
135
        ldr r0, [r1]
136
        ldmia r0!, {r4-r11}
137
        msr psp, r0
138
        mov r0, #0
139
        msr     basepri, r0
140
        orr r14, r14, #13
141
        bx r14
142
 
143
/*-----------------------------------------------------------*/
144
 
145
vPortStartFirstTask
146
        /* Use the NVIC offset register to locate the stack. */
147
        ldr r0, =0xE000ED08
148
        ldr r0, [r0]
149
        ldr r0, [r0]
150
        /* Set the msp back to the start of the stack. */
151
        msr msp, r0
152
        /* Call SVC to start the first task. */
153
        cpsie i
154
        svc 0
155
 
156
        END
157
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.