OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Source/] [portable/] [IAR/] [STR71x/] [port.c] - Blame information for rev 857

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 572 jeremybenn
/*
2
    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
 
4
    ***************************************************************************
5
    *                                                                         *
6
    * If you are:                                                             *
7
    *                                                                         *
8
    *    + New to FreeRTOS,                                                   *
9
    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
    *    + Looking for basic training,                                        *
11
    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
    *                                                                         *
13
    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
    *                                                                         *
15
    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
    *                  http://www.FreeRTOS.org/Documentation                  *
17
    *                                                                         *
18
    * A pdf reference manual is also available.  Both are usually delivered   *
19
    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
    * exceptional circumstances).  Thank you for your support!                *
22
    *                                                                         *
23
    ***************************************************************************
24
 
25
    This file is part of the FreeRTOS distribution.
26
 
27
    FreeRTOS is free software; you can redistribute it and/or modify it under
28
    the terms of the GNU General Public License (version 2) as published by the
29
    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
    a combined work that includes FreeRTOS without being obliged to provide the
32
    source code for proprietary components outside of the FreeRTOS kernel.
33
    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
    more details. You should have received a copy of the GNU General Public
37
    License and the FreeRTOS license exception along with FreeRTOS; if not it
38
    can be viewed here: http://www.freertos.org/a00114.html and also obtained
39
    by writing to Richard Barry, contact details for whom are available on the
40
    FreeRTOS WEB site.
41
 
42
    1 tab == 4 spaces!
43
 
44
    http://www.FreeRTOS.org - Documentation, latest information, license and
45
    contact details.
46
 
47
    http://www.SafeRTOS.com - A version that is certified for use in safety
48
    critical systems.
49
 
50
    http://www.OpenRTOS.com - Commercial support, development, porting,
51
    licensing and training services.
52
*/
53
 
54
/*-----------------------------------------------------------
55
 * Implementation of functions defined in portable.h for the ST STR71x ARM7
56
 * port.
57
 *----------------------------------------------------------*/
58
 
59
/* Library includes. */
60
#include "wdg.h"
61
#include "eic.h"
62
 
63
/* Standard includes. */
64
#include <stdlib.h>
65
 
66
/* Scheduler includes. */
67
#include "FreeRTOS.h"
68
#include "task.h"
69
 
70
/* Constants required to setup the initial stack. */
71
#define portINITIAL_SPSR                                ( ( portSTACK_TYPE ) 0x1f ) /* System mode, ARM mode, interrupts enabled. */
72
#define portTHUMB_MODE_BIT                              ( ( portSTACK_TYPE ) 0x20 )
73
#define portINSTRUCTION_SIZE                    ( ( portSTACK_TYPE ) 4 )
74
 
75
/* Constants required to handle critical sections. */
76
#define portNO_CRITICAL_NESTING                 ( ( unsigned long ) 0 )
77
 
78
#define portMICROS_PER_SECOND 1000000
79
 
80
/*-----------------------------------------------------------*/
81
 
82
/* Setup the watchdog to generate the tick interrupts. */
83
static void prvSetupTimerInterrupt( void );
84
 
85
/* ulCriticalNesting will get set to zero when the first task starts.  It
86
cannot be initialised to 0 as this will cause interrupts to be enabled
87
during the kernel initialisation process. */
88
unsigned long ulCriticalNesting = ( unsigned long ) 9999;
89
 
90
/* Tick interrupt routines for cooperative and preemptive operation
91
respectively.  The preemptive version is not defined as __irq as it is called
92
from an asm wrapper function. */
93
__arm __irq void vPortNonPreemptiveTick( void );
94
void vPortPreemptiveTick( void );
95
 
96
/*-----------------------------------------------------------*/
97
 
98
/*
99
 * Initialise the stack of a task to look exactly as if a call to
100
 * portSAVE_CONTEXT had been called.
101
 *
102
 * See header file for description.
103
 */
104
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
105
{
106
portSTACK_TYPE *pxOriginalTOS;
107
 
108
        pxOriginalTOS = pxTopOfStack;
109
 
110
        /* Setup the initial stack of the task.  The stack is set exactly as
111
        expected by the portRESTORE_CONTEXT() macro. */
112
 
113
        /* First on the stack is the return address - which in this case is the
114
        start of the task.  The offset is added to make the return address appear
115
        as it would within an IRQ ISR. */
116
        *pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;
117
        pxTopOfStack--;
118
 
119
        *pxTopOfStack = ( portSTACK_TYPE ) 0xaaaaaaaa;  /* R14 */
120
        pxTopOfStack--;
121
        *pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
122
        pxTopOfStack--;
123
        *pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;  /* R12 */
124
        pxTopOfStack--;
125
        *pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;  /* R11 */
126
        pxTopOfStack--;
127
        *pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;  /* R10 */
128
        pxTopOfStack--;
129
        *pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;  /* R9 */
130
        pxTopOfStack--;
131
        *pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;  /* R8 */
132
        pxTopOfStack--;
133
        *pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;  /* R7 */
134
        pxTopOfStack--;
135
        *pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;  /* R6 */
136
        pxTopOfStack--;
137
        *pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;  /* R5 */
138
        pxTopOfStack--;
139
        *pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;  /* R4 */
140
        pxTopOfStack--;
141
        *pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;  /* R3 */
142
        pxTopOfStack--;
143
        *pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;  /* R2 */
144
        pxTopOfStack--;
145
        *pxTopOfStack = ( portSTACK_TYPE ) 0x01010101;  /* R1 */
146
        pxTopOfStack--;
147
 
148
        /* When the task starts is will expect to find the function parameter in
149
        R0. */
150
        *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
151
        pxTopOfStack--;
152
 
153
        /* The status register is set for system mode, with interrupts enabled. */
154
        *pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;
155
 
156
        if( ( ( unsigned long ) pxCode & 0x01UL ) != 0x00UL )
157
        {
158
                /* We want the task to start in thumb mode. */
159
                *pxTopOfStack |= portTHUMB_MODE_BIT;
160
        }
161
 
162
        pxTopOfStack--;
163
 
164
        /* Interrupt flags cannot always be stored on the stack and will
165
        instead be stored in a variable, which is then saved as part of the
166
        tasks context. */
167
        *pxTopOfStack = portNO_CRITICAL_NESTING;
168
 
169
        return pxTopOfStack;
170
}
171
/*-----------------------------------------------------------*/
172
 
173
portBASE_TYPE xPortStartScheduler( void )
174
{
175
extern void vPortStartFirstTask( void );
176
 
177
        /* Start the timer that generates the tick ISR.  Interrupts are disabled
178
        here already. */
179
        prvSetupTimerInterrupt();
180
 
181
        /* Start the first task. */
182
        vPortStartFirstTask();
183
 
184
        /* Should not get here! */
185
        return 0;
186
}
187
/*-----------------------------------------------------------*/
188
 
189
void vPortEndScheduler( void )
190
{
191
        /* It is unlikely that the ARM port will require this function as there
192
        is nothing to return to.  */
193
}
194
/*-----------------------------------------------------------*/
195
 
196
/* The cooperative scheduler requires a normal IRQ service routine to
197
simply increment the system tick. */
198
__arm __irq void vPortNonPreemptiveTick( void )
199
{
200
        /* Increment the tick count - which may wake some tasks but as the
201
        preemptive scheduler is not being used any woken task is not given
202
        processor time no matter what its priority. */
203
        vTaskIncrementTick();
204
 
205
        /* Clear the interrupt in the watchdog and EIC. */
206
        WDG->SR = 0x0000;
207
        portCLEAR_EIC();
208
}
209
/*-----------------------------------------------------------*/
210
 
211
/* This function is called from an asm wrapper, so does not require the __irq
212
keyword. */
213
void vPortPreemptiveTick( void )
214
{
215
        /* Increment the tick counter. */
216
        vTaskIncrementTick();
217
 
218
        /* The new tick value might unblock a task.  Ensure the highest task that
219
        is ready to execute is the task that will execute when the tick ISR
220
        exits. */
221
        vTaskSwitchContext();
222
 
223
        /* Clear the interrupt in the watchdog and EIC. */
224
        WDG->SR = 0x0000;
225
        portCLEAR_EIC();
226
}
227
/*-----------------------------------------------------------*/
228
 
229
static void prvSetupTimerInterrupt( void )
230
{
231
        /* Set the watchdog up to generate a periodic tick. */
232
        WDG_ECITConfig( DISABLE );
233
        WDG_CntOnOffConfig( DISABLE );
234
        WDG_PeriodValueConfig( portMICROS_PER_SECOND / configTICK_RATE_HZ );
235
 
236
        /* Setup the tick interrupt in the EIC. */
237
        EIC_IRQChannelPriorityConfig( WDG_IRQChannel, 1 );
238
        EIC_IRQChannelConfig( WDG_IRQChannel, ENABLE );
239
        EIC_IRQConfig( ENABLE );
240
        WDG_ECITConfig( ENABLE );
241
 
242
        /* Start the timer - interrupts are actually disabled at this point so
243
        it is safe to do this here. */
244
        WDG_CntOnOffConfig( ENABLE );
245
}
246
/*-----------------------------------------------------------*/
247
 
248
__arm __interwork void vPortEnterCritical( void )
249
{
250
        /* Disable interrupts first! */
251
        __disable_interrupt();
252
 
253
        /* Now interrupts are disabled ulCriticalNesting can be accessed
254
        directly.  Increment ulCriticalNesting to keep a count of how many times
255
        portENTER_CRITICAL() has been called. */
256
        ulCriticalNesting++;
257
}
258
/*-----------------------------------------------------------*/
259
 
260
__arm __interwork void vPortExitCritical( void )
261
{
262
        if( ulCriticalNesting > portNO_CRITICAL_NESTING )
263
        {
264
                /* Decrement the nesting count as we are leaving a critical section. */
265
                ulCriticalNesting--;
266
 
267
                /* If the nesting level has reached zero then interrupts should be
268
                re-enabled. */
269
                if( ulCriticalNesting == portNO_CRITICAL_NESTING )
270
                {
271
                        __enable_interrupt();
272
                }
273
        }
274
}
275
/*-----------------------------------------------------------*/
276
 
277
 
278
 
279
 
280
 
281
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.