OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [freertos-6.1.1/] [Source/] [portable/] [RVDS/] [ARM7_LPC21xx/] [portASM.s] - Blame information for rev 797

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 572 jeremybenn
;/*
2
;    FreeRTOS V6.1.1 - Copyright (C) 2011 Real Time Engineers Ltd.
3
;
4
;    ***************************************************************************
5
;    *                                                                         *
6
;    * If you are:                                                             *
7
;    *                                                                         *
8
;    *    + New to FreeRTOS,                                                   *
9
;    *    + Wanting to learn FreeRTOS or multitasking in general quickly       *
10
;    *    + Looking for basic training,                                        *
11
;    *    + Wanting to improve your FreeRTOS skills and productivity           *
12
;    *                                                                         *
13
;    * then take a look at the FreeRTOS books - available as PDF or paperback  *
14
;    *                                                                         *
15
;    *        "Using the FreeRTOS Real Time Kernel - a Practical Guide"        *
16
;    *                  http://www.FreeRTOS.org/Documentation                  *
17
;    *                                                                         *
18
;    * A pdf reference manual is also available.  Both are usually delivered   *
19
;    * to your inbox within 20 minutes to two hours when purchased between 8am *
20
;    * and 8pm GMT (although please allow up to 24 hours in case of            *
21
;    * exceptional circumstances).  Thank you for your support!                *
22
;    *                                                                         *
23
;    ***************************************************************************
24
;
25
;    This file is part of the FreeRTOS distribution.
26
;
27
;    FreeRTOS is free software; you can redistribute it and/or modify it under
28
;    the terms of the GNU General Public License (version 2) as published by the
29
;    Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
30
;    ***NOTE*** The exception to the GPL is included to allow you to distribute
31
;    a combined work that includes FreeRTOS without being obliged to provide the
32
;    source code for proprietary components outside of the FreeRTOS kernel.
33
;    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT
34
;    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
35
;    FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
36
;    more details. You should have received a copy of the GNU General Public 
37
;    License and the FreeRTOS license exception along with FreeRTOS; if not it 
38
;    can be viewed here: http://www.freertos.org/a00114.html and also obtained 
39
;    by writing to Richard Barry, contact details for whom are available on the
40
;    FreeRTOS WEB site.
41
;
42
;    1 tab == 4 spaces!
43
;
44
;    http://www.FreeRTOS.org - Documentation, latest information, license and
45
;    contact details.
46
;
47
;    http://www.SafeRTOS.com - A version that is certified for use in safety
48
;    critical systems.
49
;
50
;    http://www.OpenRTOS.com - Commercial support, development, porting,
51
;    licensing and training services.
52
;*/
53
 
54
        INCLUDE portmacro.inc
55
 
56
        IMPORT  vTaskSwitchContext
57
        IMPORT  vTaskIncrementTick
58
 
59
        EXPORT  vPortYieldProcessor
60
        EXPORT  vPortStartFirstTask
61
        EXPORT  vPreemptiveTick
62
        EXPORT  vPortYield
63
 
64
 
65
VICVECTADDR     EQU     0xFFFFF030
66
T0IR            EQU     0xE0004000
67
T0MATCHBIT      EQU     0x00000001
68
 
69
        ARM
70
        AREA    PORT_ASM, CODE, READONLY
71
 
72
 
73
 
74
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
75
; Starting the first task is done by just restoring the context 
76
; setup by pxPortInitialiseStack
77
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
78
vPortStartFirstTask
79
 
80
        PRESERVE8
81
 
82
        portRESTORE_CONTEXT
83
 
84
vPortYield
85
 
86
        PRESERVE8
87
 
88
        SVC 0
89
        bx lr
90
 
91
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
92
; Interrupt service routine for the SWI interrupt.  The vector table is
93
; configured in the startup.s file.
94
;
95
; vPortYieldProcessor() is used to manually force a context switch.  The
96
; SWI interrupt is generated by a call to taskYIELD() or portYIELD().
97
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
98
 
99
vPortYieldProcessor
100
 
101
        PRESERVE8
102
 
103
        ; Within an IRQ ISR the link register has an offset from the true return 
104
        ; address, but an SWI ISR does not.  Add the offset manually so the same 
105
        ; ISR return code can be used in both cases.
106
        ADD     LR, LR, #4
107
 
108
        ; Perform the context switch.
109
        portSAVE_CONTEXT                                        ; Save current task context                             
110
        LDR R0, =vTaskSwitchContext                     ; Get the address of the context switch function
111
        MOV LR, PC                                                      ; Store the return address
112
        BX      R0                                                              ; Call the contedxt switch function
113
        portRESTORE_CONTEXT                                     ; restore the context of the selected task      
114
 
115
 
116
 
117
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
118
; Interrupt service routine for preemptive scheduler tick timer
119
; Only used if portUSE_PREEMPTION is set to 1 in portmacro.h
120
;
121
; Uses timer 0 of LPC21XX Family
122
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; 
123
 
124
vPreemptiveTick
125
 
126
        PRESERVE8
127
 
128
        portSAVE_CONTEXT                                        ; Save the context of the current task. 
129
 
130
        LDR R0, =vTaskIncrementTick                     ; Increment the tick count.  
131
        MOV LR, PC                                                      ; This may make a delayed task ready
132
        BX R0                                                           ; to run.
133
 
134
        LDR R0, =vTaskSwitchContext                     ; Find the highest priority task that 
135
        MOV LR, PC                                                      ; is ready to run.
136
        BX R0
137
 
138
        MOV R0, #T0MATCHBIT                                     ; Clear the timer event
139
        LDR R1, =T0IR
140
        STR R0, [R1]
141
 
142
        LDR     R0, =VICVECTADDR                                ; Acknowledge the interrupt     
143
        STR     R0,[R0]
144
 
145
        portRESTORE_CONTEXT                                     ; Restore the context of the highest 
146
                                                                                ; priority task that is ready to run.
147
        END
148
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.