URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [aclocal/] [enable-bare.m4] - Blame information for rev 174

Go to most recent revision | Details | Compare with Previous | View Log


AC_DEFUN(RTEMS_ENABLE_BARE,
[
AC_ARG_ENABLE(bare-cpu-cflags,
[  --enable-bare-cpu-cflags             specify a particular cpu cflag]
[                                       (bare bsp specific)],
[case "${enableval}" in
  no) BARE_CPU_CFLAGS="" ;;
  *)    BARE_CPU_CFLAGS="${enableval}" ;;
esac],
[BARE_CPU_CFLAGS=""])
 
AC_ARG_ENABLE(bare-cpu-model,
[  --enable-bare-cpu-model              specify a particular cpu model]
[                                       (bare bsp specific)],
[case "${enableval}" in
  no)   BARE_CPU_MODEL="" ;;
  *)    BARE_CPU_MODEL="${enableval}" ;;
esac],
[BARE_CPU_MODEL=""])
])
 

Line No.	Rev	Author	Line
1	30	unneback	`AC_DEFUN(RTEMS_ENABLE_BARE,`
2			`[`
3			`AC_ARG_ENABLE(bare-cpu-cflags,`
4			`[ --enable-bare-cpu-cflags specify a particular cpu cflag]`
5			`[ (bare bsp specific)],`
6			`[case "${enableval}" in`
7			`no) BARE_CPU_CFLAGS="" ;;`
8			`*) BARE_CPU_CFLAGS="${enableval}" ;;`
9			`esac],`
10			`[BARE_CPU_CFLAGS=""])`
11
12			`AC_ARG_ENABLE(bare-cpu-model,`
13			`[ --enable-bare-cpu-model specify a particular cpu model]`
14			`[ (bare bsp specific)],`
15			`[case "${enableval}" in`
16			`no) BARE_CPU_MODEL="" ;;`
17			`*) BARE_CPU_MODEL="${enableval}" ;;`
18			`esac],`
19			`[BARE_CPU_MODEL=""])`
20			`])`
21

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [aclocal/] [enable-bare.m4] - Blame information for rev 174