OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [aclocal/] [enable-bare.m4] - Blame information for rev 507

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
AC_DEFUN(RTEMS_ENABLE_BARE,
2
[
3
AC_ARG_ENABLE(bare-cpu-cflags,
4
[  --enable-bare-cpu-cflags             specify a particular cpu cflag]
5
[                                       (bare bsp specific)],
6
[case "${enableval}" in
7
  no) BARE_CPU_CFLAGS="" ;;
8
  *)    BARE_CPU_CFLAGS="${enableval}" ;;
9
esac],
10
[BARE_CPU_CFLAGS=""])
11
 
12
AC_ARG_ENABLE(bare-cpu-model,
13
[  --enable-bare-cpu-model              specify a particular cpu model]
14
[                                       (bare bsp specific)],
15
[case "${enableval}" in
16
  no)   BARE_CPU_MODEL="" ;;
17
  *)    BARE_CPU_MODEL="${enableval}" ;;
18
esac],
19
[BARE_CPU_MODEL=""])
20
])
21
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.