OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [hppa1.1/] [simhppa/] [shmsupp/] [cause_intr.c] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  void Shm_Cause_interrupt_pxfl( node )
2
 *
3
 *  This routine is the shared memory driver routine which
4
 *  generates interrupts to other CPUs.
5
 *
6
 *  Input parameters:
7
 *    node          - destination of this packet (0 = broadcast)
8
 *
9
 *  Output parameters: NONE
10
 *
11
 *  COPYRIGHT (c) 1989-1999.
12
 *  On-Line Applications Research Corporation (OAR).
13
 *
14
 *  The license and distribution terms for this file may be
15
 *  found in the file LICENSE in this distribution or at
16
 *  http://www.OARcorp.com/rtems/license.html.
17
 *
18
 *  $Id: cause_intr.c,v 1.2 2001-09-27 11:59:45 chris Exp $
19
 */
20
 
21
#include <stdio.h>
22
 
23
#include <rtems.h>
24
#include <rtems/error.h>
25
 
26
#include <shm_driver.h>
27
 
28
void Shm_Cause_interrupt_pxfl(
29
  rtems_unsigned32 node
30
)
31
{
32
  Shm_Interrupt_information *intr;
33
  rtems_unsigned32 *u32;
34
  rtems_unsigned32  value;
35
 
36
  intr = &Shm_Interrupt_table[node];
37
  value = intr->value;
38
 
39
  switch ( intr->length ) {
40
    case NO_INTERRUPT:
41
       break;
42
 
43
    case LONG:
44
      u32   = (rtems_unsigned32 *)intr->address;
45
      HPPA_ASM_STWAS( value, 0, u32 );
46
      break;
47
    default:
48
      fprintf( stderr, "Shm_Cause_interrupt_pxfl: Unsupported length!!!\n" );
49
  }
50
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.