OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [hppa1.1/] [simhppa/] [shmsupp/] [getcfg.c] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  void Shm_Get_configuration( localnode, &shmcfg )
2
 *
3
 *  This routine initializes, if necessary, and returns a pointer
4
 *  to the Shared Memory Configuration Table for the HP PA-RISC
5
 *  simulator.
6
 *
7
 *  INPUT PARAMETERS:
8
 *    localnode - local node number
9
 *    shmcfg    - address of pointer to SHM Config Table
10
 *
11
 *  OUTPUT PARAMETERS:
12
 *    *shmcfg   - pointer to SHM Config Table
13
 *
14
 *  NOTES:  The MP interrupt used is the Runway bus' ability to directly
15
 *          address the control registers of up to four CPUs and cause
16
 *          interrupts on them.
17
 *
18
 *          The following table illustrates the configuration limitations:
19
 *
20
 *                                   BUS     MAX
21
 *                          MODE    ENDIAN  NODES
22
 *                        ========= ====== =======
23
 *                         POLLED    BIG    2+
24
 *                        INTERRUPT  BIG    2..4 (on Runway)
25
 *
26
 *  COPYRIGHT (c) 1989-1999.
27
 *  On-Line Applications Research Corporation (OAR).
28
 *
29
 *  The license and distribution terms for this file may be
30
 *  found in the file LICENSE in this distribution or at
31
 *  http://www.OARcorp.com/rtems/license.html.
32
 *
33
 *  $Id: getcfg.c,v 1.2 2001-09-27 11:59:45 chris Exp $
34
 */
35
 
36
#include <bsp.h>
37
 
38
#include <shm_driver.h>
39
 
40
#define INTERRUPT 0        /* can be interrupt or polling */
41
#define POLLING   1
42
 
43
#define HPPA_RUNWAY_PROC_HPA_BASE  ((void *) 0xFFFA0000)
44
 
45
/* given a processor number, where is its HPA? */
46
#define HPPA_RUNWAY_HPA(cpu)   \
47
  ((rtems_unsigned32) (HPPA_RUNWAY_PROC_HPA_BASE + ((cpu) * 0x2000)))
48
 
49
#define HPPA_RUNWAY_REG_IO_EIR_OFFSET   0x000
50
 
51
shm_config_table BSP_shm_cfgtbl;
52
 
53
extern void Shm_Cause_interrupt_pxfl( rtems_unsigned32 node );
54
 
55
void Shm_Get_configuration(
56
  rtems_unsigned32   localnode,
57
  shm_config_table **shmcfg
58
)
59
{
60
   BSP_shm_cfgtbl.base         = (vol_u32 *) 0x44000000;
61
   BSP_shm_cfgtbl.length       = 16 * KILOBYTE;
62
   BSP_shm_cfgtbl.format       = SHM_BIG;
63
 
64
   BSP_shm_cfgtbl.cause_intr   = Shm_Cause_interrupt_pxfl;
65
 
66
#ifdef NEUTRAL_BIG
67
   BSP_shm_cfgtbl.convert      = NULL_CONVERT;
68
#else
69
   BSP_shm_cfgtbl.convert      = CPU_swap_u32;
70
#endif
71
 
72
#if ( POLLING == 1 )
73
   BSP_shm_cfgtbl.poll_intr    = POLLED_MODE;
74
   BSP_shm_cfgtbl.Intr.address = NO_INTERRUPT;
75
   BSP_shm_cfgtbl.Intr.value   = NO_INTERRUPT;
76
   BSP_shm_cfgtbl.Intr.length  = NO_INTERRUPT;
77
#else
78
   BSP_shm_cfgtbl.poll_intr    = INTR_MODE;
79
   BSP_shm_cfgtbl.Intr.address =
80
        (vol_u32 *) (HPPA_RUNWAY_HPA( localnode - 1) +
81
                     HPPA_RUNWAY_REG_IO_EIR_OFFSET);
82
   BSP_shm_cfgtbl.Intr.value   = HPPA_INTERRUPT_EXTERNAL_MPCI;
83
   BSP_shm_cfgtbl.Intr.length  = LONG;
84
#endif
85
 
86
   *shmcfg = &BSP_shm_cfgtbl;
87
}
88
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.