OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i386/] [i386ex/] [startup/] [setvec.c] - Blame information for rev 602

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  set_vector
2
 *
3
 *  This routine installs an interrupt vector on the Force CPU-386.
4
 *
5
 *  INPUT:
6
 *    handler - interrupt handler entry point
7
 *    vector  - vector number
8
 *    type    - 0 indicates raw hardware connect
9
 *              1 indicates RTEMS interrupt connect
10
 *
11
 *  RETURNS:
12
 *    address of previous interrupt handler
13
 *
14
 *  COPYRIGHT (c) 1989-1999.
15
 *  On-Line Applications Research Corporation (OAR).
16
 *
17
 *  The license and distribution terms for this file may be
18
 *  found in the file LICENSE in this distribution or at
19
 *  http://www.OARcorp.com/rtems/license.html.
20
 *
21
 *  $Id: setvec.c,v 1.2 2001-09-27 11:59:47 chris Exp $
22
 */
23
 
24
#include <rtems.h>
25
#include <bsp.h>
26
 
27
i386_isr_entry set_vector(                      /* returns old vector */
28
  rtems_isr_entry     handler,                  /* isr routine        */
29
  rtems_vector_number vector,                   /* vector number      */
30
  int                 type                      /* RTEMS or RAW intr  */
31
)
32
{
33
  i386_isr_entry previous_isr;
34
  interrupt_gate_descriptor  idt;
35
 
36
  if ( type )
37
    rtems_interrupt_catch( handler, vector, (rtems_isr_entry *) &previous_isr );
38
  else {
39
    /* get the address of the old handler */
40
 
41
    idt = Interrupt_descriptor_table[ vector ];
42
 
43
    previous_isr = (i386_isr_entry)
44
                      ((idt.offset_16_31 << 16) | idt.offset_0_15);
45
 
46
    /* build the IDT entry */
47
    create_interrupt_gate_descriptor( &idt, handler );
48
 
49
    /* install the IDT entry */
50
    Interrupt_descriptor_table[ vector ] = idt;
51
  }
52
  return previous_isr;
53
}
54
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.