OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i386/] [shared/] [irq/] [irq_asm.h] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/* irq_asm.h
2
 *
3
 *  This include file has defines to represent some contant used
4
 *  to program and manage the  Intel 8259 interrupt controller
5
 *
6
 *
7
 *  COPYRIGHT (c) 1998 valette@crf.canon.fr
8
 *
9
 *  The license and distribution terms for this file may be
10
 *  found in found in the file LICENSE in this distribution or at
11
 *  http://www.OARcorp.com/rtems/license.html.
12
 *
13
 *  $Id: irq_asm.h,v 1.2 2001-09-27 11:59:49 chris Exp $
14
 */
15
#ifndef __IRQ_ASM_H__
16
#define __IRQ_ASM_H__
17
 
18
#define BSP_ASM_IRQ_VECTOR_BASE 0x20
19
    /* PIC's command and mask registers */
20
#define PIC_MASTER_COMMAND_IO_PORT              0x20    /* Master PIC command register */
21
#define PIC_SLAVE_COMMAND_IO_PORT               0xa0    /* Slave PIC command register */
22
#define PIC_MASTER_IMR_IO_PORT                  0x21    /* Master PIC Interrupt Mask Register */
23
#define PIC_SLAVE_IMR_IO_PORT                   0xa1    /* Slave PIC Interrupt Mask Register */
24
 
25
    /* Command for specific EOI (End Of Interrupt): Interrupt acknowledge */
26
#define PIC_EOSI        0x60    /* End of Specific Interrupt (EOSI) */
27
#define PIC_EOI         0x20    /* Generic End of Interrupt (EOI) */
28
 
29
 
30
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.