OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i386/] [ts_386ex/] [timer/] [timerisr.S] - Blame information for rev 593

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*  timer_isr()
2
 *
3
 *  This routine provides the ISR for the Z8036 timer on the MVME136
4
 *  board.   The timer is set up to generate an interrupt at maximum
5
 *  intervals.
6
 *
7
 *  Input parameters:  NONE
8
 *
9
 *  Output parameters:  NONE
10
 *
11
 *  COPYRIGHT (c) 1989-1999.
12
 *  On-Line Applications Research Corporation (OAR).
13
 *
14
 *  The license and distribution terms for this file may be
15
 *  found in the file LICENSE in this distribution or at
16
 *  http://www.OARcorp.com/rtems/license.html.
17
 *
18
 *  $Id: timerisr.S,v 1.2 2001-09-27 11:59:50 chris Exp $
19
 */
20
 
21
#include "asm.h"
22
 
23
        BEGIN_CODE
24
 
25
        EXTERN (Ttimer_val)
26
 
27
        PUBLIC (timerisr)
28
SYM (timerisr):
29
        incl    SYM (Ttimer_val)   # add another tick
30
        pushl   eax
31
        movb    0xa0,al         /* signal generic End Of Interrupt (EOI) to slave PIC */
32
        outb    al, $0x20
33
        movb    $0x20, al
34
        outb    al, $0x20       /* signal generic EOI to Master PIC */
35
        popl    eax
36
        iret
37
 
38
END_CODE
39
END

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.