OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [asmstub.h] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*-------------------------------------*/
2
/* asmstub.h                           */
3
/* Last change : 20. 1.95              */
4
/*-------------------------------------*/
5
/*
6
 *  $Id: asmstub.h,v 1.2 2001-09-27 11:59:59 chris Exp $
7
 */
8
 
9
#ifndef _ASMSTUB_H_
10
#define _ASMSTUB_H_
11
 
12
#include "prcb.h"
13
 
14
  /* Reset Processor taking Start Point and Prcb
15
   * as parameters.
16
   */
17
extern void asm_exit(void (* start)(void), struct PRCB * prcb);
18
  /* Call SYSCTL instruction.
19
   */
20
extern void asm_sysctl(unsigned int cmd, unsigned int a1, unsigned int a2);
21
  /* Alter a bit in the interrupt pending register.
22
   */
23
extern void asm_ipend(unsigned int iNmbr, unsigned int toSet);
24
  /* Alter a bit in the interrupt mask register.
25
   */
26
extern void asm_imask(unsigned int iNmbr, unsigned int toSet);
27
  /* Call MODPC instruction.
28
   */
29
extern int asm_modpc(unsigned int val, unsigned int mask);
30
  /* Change a cached interrupt vector.
31
   */
32
extern void asm_ivector(unsigned int vctr, void (* hndl)(void));
33
 
34
#endif
35
/*-------------*/
36
/* End of file */
37
/*-------------*/
38
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.