OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [cntrltbl.c] - Blame information for rev 562

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback 
/*-------------------------------------*/
2 
/* cntrltbl.c                          */
3 
/* Last change :  7.10.94              */
4 
/*-------------------------------------*/
5 
/*
6 
 *  $Id: cntrltbl.c,v 1.2 2001-09-27 11:59:59 chris Exp $
7 
 */
8 
 
9 
#include "i960RP.h"
10 
#include "cntrltbl.h"
11 
/*-------------------------------------*/
12 
  /* Control Table.
13 
   */
14 
 /* Interrupt Map Registers Initial.
15 
   */
16 
#define IMAP0           0x4321
17 
#define IMAP1           0x8765
18 
#define IMAP2           0xA90000
19 
#define ICON    (VECTOR_CACHE | MSK_UNCHNG | I_ENABLE)
20 
 
21 
 
22 
/* Bus configuration */
23 
#define RP_CONFIG_REGS     I960RP_BUS_WIDTH_32
24 
#define FLASH              I960RP_BUS_WIDTH_8
25 
#define DRAM               I960RP_BUS_WIDTH_32
26 
#define UART_LED           I960RP_BUS_WIDTH_8
27 
#define DEFAULT            I960RP_BUS_WIDTH_32
28 
 
29 
/* Region Configuration */
30 
#define  REGION_0_CONFIG      RP_CONFIG_REGS
31 
#define  REGION_2_CONFIG      DEFAULT
32 
#define  REGION_4_CONFIG      DEFAULT
33 
#define  REGION_6_CONFIG      DEFAULT
34 
#define  REGION_8_CONFIG      DEFAULT
35 
#define  REGION_A_CONFIG      DRAM
36 
#define  REGION_C_CONFIG      UART_LED
37 
 
38 
#define  REGION_E_CONFIG      DEFAULT
39 
#define  REGION_BOOT_CONFIG   DRAM
40 
 
41 
 /* Trace Control Initial.  */
42 
#define TC              0
43 
 
44 
/*Bus Control Initial value */
45 
#define BCON CONF_TBL_VALID
46 
 
47 
 
48 
 
49 
ControlTblEntry controlTbl[] = {
50 
  /* --group 0 -- */
51 
  0,
52 
  0,
53 
  0,
54 
  0,
55 
  /* --group 1 -- */
56 
  IMAP0,
57 
  IMAP1,
58 
  IMAP2,
59 
  ICON,
60 
  /* --group 2 -- */
61 
  REGION_0_CONFIG,
62 
  0,
63 
  REGION_2_CONFIG,
64 
  0,
65 
  /* --group 3 -- */
66 
  REGION_4_CONFIG,
67 
  0,
68 
  REGION_6_CONFIG,
69 
  0,
70 
  /* --group 4 -- */
71 
  REGION_8_CONFIG,
72 
  0,
73 
  REGION_A_CONFIG,
74 
  0,
75 
  /* --group 5 -- */
76 
  REGION_C_CONFIG,
77 
  0,
78 
  REGION_BOOT_CONFIG,
79 
  0,
80 
  /* --group 6 -- */
81 
  0,                             /* Reserved */
82 
  0,
83 
  TC,
84 
  BCON
85 
};
86 
/*-------------*/
87 
/* End of file */
88 
/*-------------*/
89 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.