OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [i960.h] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*-------------------------------------*/
2
/* i960.h                              */
3
/* Last change :  3.11.94              */
4
/*-------------------------------------*/
5
/*
6
 *  $Id: i960.h,v 1.2 2001-09-27 11:59:59 chris Exp $
7
 */
8
 
9
#ifndef _I960_H_
10
#define _I960_H_
11
 
12
#define REGISTER_SIZE    4
13
#define NUM_REGS        40
14
 
15
#define R0_REGNUM   0   /* First local register */
16
#define SP_REGNUM   1   /* Contains address of top of stack */
17
#define RIP_REGNUM  2   /* Return instruction pointer (local r2) */
18
#define R15_REGNUM 15   /* Last local register */
19
#define G0_REGNUM  16   /* First global register */
20
#define G13_REGNUM 29   /* g13 - holds struct return address */
21
#define G14_REGNUM 30   /* g14 - ptr to arg block / leafproc return address */
22
#define FP_REGNUM  31   /* Contains address of executing stack frame */
23
#define PCW_REGNUM 32   /* process control word */
24
#define ACW_REGNUM 33   /* arithmetic control word */
25
#define TCW_REGNUM 34   /* trace control word */
26
#define IP_REGNUM  35   /* instruction pointer */
27
#define FP0_REGNUM 36   /* First floating point register */
28
 
29
#define REGISTER_BYTES ((36*4) + (4*10))
30
 
31
#endif
32
/*-------------*/
33
/* End of file */
34
/*-------------*/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.