OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [ihandler.S] - Blame information for rev 562

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback 
#
2 
#  $Id: ihandler.S,v 1.2 2001-09-27 11:59:59 chris Exp $
3 
#
4 
 
5 
#######################################
6 
# ihandler.s                          #
7 
# Last change :  8.11.94              #
8 
#######################################
9 
 
10 
        .text
11 
        .globl _nmiHandler
12 
        .globl _intr5Handler
13 
        .globl _intr6Handler
14 
        .globl _clockHandler
15 
 
16 
        .text
17 
 
18 
# NMI Handler
19 
_nmiHandler :
20 
        ldconst 64, r4
21 
        addo    sp, r4, sp
22 
 
23 
        stq     g0, -64(sp)
24 
        stq     g4, -48(sp)
25 
        stq     g8, -32(sp)
26 
        stt     g12, -16(sp)
27 
 
28 
        callx   _nmi_isr
29 
 
30 
        ldq     -64(sp), g0
31 
        ldq     -48(sp), g4
32 
        ldq     -32(sp), g8
33 
        ldt     -16(sp), g12
34 
 
35 
        ret
36 
_clockHandler :
37 
        ldconst 64, r4
38 
        addo    sp, r4, sp
39 
 
40 
        stq     g0, -64(sp)
41 
        stq     g4, -48(sp)
42 
        stq     g8, -32(sp)
43 
        stt     g12, -16(sp)
44 
 
45 
        callx   _Clock_isr
46 
 
47 
        ldq     -64(sp), g0
48 
        ldq     -48(sp), g4
49 
        ldq     -32(sp), g8
50 
        ldt     -16(sp), g12
51 
#
52 
#
53 
        ret
54 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.