OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [intrtbl.c] - Blame information for rev 173

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*-------------------------------------*/
2
/* intrtbl.c                           */
3
/* Last change : 12.10.94              */
4
/*-------------------------------------*/
5
/*
6
 *  $Id: intrtbl.c,v 1.2 2001-09-27 11:59:59 chris Exp $
7
 */
8
 
9
#include "ihandler.h"
10
#include "intrtbl.h"
11
/*-------------------------------------*/
12
 
13
 
14
  /* Interrupt Table. Dedicated Interrupts are cached.
15
   * So NMI handler has to be defined here.
16
   */
17
InterruptTbl interruptTbl = {
18
  0,                                     /* Pending Priorities */
19
  0, 0, 0, 0, 0, 0, 0, 0,               /* Pending Interrupts */
20
  0, 0, 0, 0, 0, 0, 0, 0,               /*   8 -  15 */
21
  0, 0, 0, 0, 0, 0, 0, 0,               /*  16 -  23 */
22
  0, 0, 0, 0, 0, 0, 0, 0,               /*  24 -  31 */
23
  0, 0, 0, 0, 0, 0, 0, 0,               /*  32 -  39 */
24
  0, 0, 0, 0, 0, 0, 0, 0,               /*  40 -  47 */
25
  0, 0, 0, 0, 0, 0, 0, 0,               /*  48 -  55 */
26
  0, 0, 0, 0, 0, 0, 0, 0,               /*  56 -  63 */
27
  0, 0, 0, 0, 0, 0, 0, 0,               /*  64 -  71 */
28
  0, 0, 0, 0, 0, 0, 0, 0,               /*  72 -  79 */
29
  0, 0, 0, 0, 0, 0, 0, 0,               /*  80 -  87 */
30
  0, 0, 0, 0, 0, 0, 0, 0,               /*  88 -  95 */
31
  0, 0, 0, 0, 0, 0, 0, 0,               /*  96 - 103 */
32
  0, 0, 0, 0, 0, 0, 0, 0,               /* 104 - 111 */
33
  0, 0, 0, 0, 0, 0, 0, 0,               /* 112 - 119 */
34
  0, 0, 0, 0, 0, 0, 0, 0,               /* 120 - 127 */
35
  0, 0, 0, 0, 0, 0, 0, 0,               /* 128 - 135 */
36
  0, 0, 0, 0, 0, 0, 0, 0,               /* 136 - 143 */
37
  0, 0, 0, 0, 0, 0, 0, 0,               /* 144 - 151 */
38
  0, 0, 0, 0, 0, 0, 0, 0,               /* 152 - 159 */
39
  0, 0, 0, 0, 0, 0, 0, 0,               /* 160 - 167 */
40
  0, 0, 0, 0, 0, 0, 0, 0,               /* 168 - 175 */
41
  0, 0, 0, 0, 0, 0, 0, 0,               /* 176 - 183 */
42
  0, 0, 0, 0, 0, 0, 0, 0,               /* 184 - 191 */
43
  0, 0, 0, 0, 0, 0, 0, 0,               /* 192 - 199 */
44
  0, 0, 0, 0, 0, 0, 0, 0,               /* 200 - 207 */
45
  0, 0, 0, 0, 0, 0, 0, 0,               /* 208 - 215 */
46
  0, 0, 0, 0, 0, 0, 0, 0,               /* 216 - 223 */
47
  0, 0, 0, 0, 0, 0, 0, 0,               /* 224 - 231 */
48
  0, 0, 0, 0, 0, 0, 0, 0,               /* 232 - 239 */
49
  0, 0, 0, 0, 0, 0, 0, 0,               /* 240 - 247 */
50
  nmiHandler + NORMAL_IH,               /* 248 : NMI handler */
51
     0, 0, 0, 0, 0, 0, 0,              /* 249 - 255 */
52
 
53
};
54
/*-------------*/
55
/* End of file */
56
/*-------------*/
57
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.