URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [nmi.c] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log


/*
 *  $Id: nmi.c,v 1.2 2001-09-27 11:59:59 chris Exp $
 */
 
int mach_error_expected = 0;
void nmi_isr(void)
{
        if( mach_error_expected)
        {
                mach_error_expected = 0;
        }
        else{
                kkprintf("NMI Interrupt Occured \n");
        }
}

Line No.	Rev	Author	Line
1	30	unneback	`/*`
2			`* $Id: nmi.c,v 1.2 2001-09-27 11:59:59 chris Exp $`
3			`*/`
4
5			`int mach_error_expected = 0;`
6			`void nmi_isr(void)`
7			`{`
8			`if( mach_error_expected)`
9			`{`
10			`mach_error_expected = 0;`
11			`}`
12			`else{`
13			`kkprintf("NMI Interrupt Occured \n");`
14			`}`
15			`}`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [nmi.c] - Blame information for rev 30