OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [prcb.h] - Blame information for rev 30

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*-------------------------------------*/
2
/* prcb.h                              */
3
/* Last change :  11. 1.95              */
4
/*-------------------------------------*/
5
/*
6
 *  $Id: prcb.h,v 1.2 2001-09-27 11:59:59 chris Exp $
7
 */
8
 
9
#ifndef _PRCB_H_
10
#define _PRCB_H_
11
 
12
#include "flttbl.h"
13
#include "cntrltbl.h"
14
#include "intrtbl.h"
15
#include "systbl.h"
16
 
17
  /* PRocess Control Block
18
   */
19
struct PRCB {
20
  FaultTblEntry * faultTbl;             /* Fault Table Base */
21
  ControlTblEntry * controlTbl;         /* Control Table Base */
22
  unsigned int arithConfig;             /* Arithmetic Control Register Image */
23
  unsigned int faultConfig;             /* Fault Configuration Word Image */
24
  InterruptTbl * interruptTbl;          /* Interrupt Table Base */
25
  SystemTbl * systemTbl;                /* System Procedure Table Base */
26
  unsigned int reserved;                /* Reserved */
27
  unsigned int * intStackPtr;           /* Interrupt Stack Pointer */
28
  unsigned int instCacheConfig;         /* Instruction Cache Config */
29
  unsigned int regCacheConfig;          /* Register Cache Config */
30
};
31
  /* Constants for Arithmetic Control Register.
32
   */
33
#define INT_OVFL_ENABLE         0
34
#define INT_OVFL_DISABLE        0x1000
35
 
36
#define PRECISE_FLTS            0x8000 
37
#define IMPRECISE_FLTS          0 
38
  /* Constants for Fault Configuration Word.
39
   */
40
#define UNLGND_FAULT_ENABLE     0
41
#define UNLGND_FAULT_DISABLE    0x40000000 
42
  /* Constants for Instruction Cache Configuration Word.
43
   */
44
#define INST_CACHE_ENABLE       0
45
#define INST_CACHE_DISABLE      0x10000
46
  /* RAM-based Process Control Block.
47
   */
48
extern struct PRCB ram_prcb;
49
extern struct PRCB rom_prcb;
50
  /* Supervisor Stack. Is defined directly in rom.ld.
51
   */
52
extern unsigned int svrStackPtr[];
53
  /* Interrupt Stack. Is defined directly in rom.ld.
54
   */
55
extern unsigned int intStackPtr[];
56
 
57
#endif
58
/*-------------*/
59
/* End of file */
60
/*-------------*/
61
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.