OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [rtems/] [c/] [src/] [lib/] [libbsp/] [i960/] [rxgen960/] [startup/] [rom_ibr.c] - Blame information for rev 562

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 unneback
/*-------------------------------------*/
2
/* rom_ibr.h                           */
3
/* Last change :  23. 1.95             */
4
/*-------------------------------------*/\
5
/*
6
 *  $Id: rom_ibr.c,v 1.2 2001-09-27 11:59:59 chris Exp $
7
 */
8
 
9
#include "rom_ibr.h"
10
#include "prcb.h"
11
#include "cntrltbl.h"
12
#include <i960RP.h>
13
#include "../include/rxgen960_config.h"
14
/*-------------------------------------*/
15
extern void romStart(void);
16
 
17
 
18
struct IBR rom_ibr = {
19
 {((REGION_BOOT_CONFIG) & 0xff),            /* Initial Bus Configuration */
20
  ((REGION_BOOT_CONFIG) >> 8) & 0xff,
21
  ((REGION_BOOT_CONFIG) >> 16) & 0xff,
22
  ((REGION_BOOT_CONFIG) >> 24) & 0xff},
23
  romStart,                         /* Start Point */
24
  & rom_prcb,                       /* PRCB */
25
  {-2,                               /* CheckSum */
26
  0,
27
  0,
28
  0,
29
  0,
30
  (unsigned int) rom_ibr_cksum}
31
};
32
/*-------------*/
33
/* End of file */
34
/*-------------*/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.